Revision: 1.20

Page: 1

SL11R Hardware Specification

Technical Reference

ScanLogic Corporation

4 Preston Court, Bedford, MA 01730 http://:www.scanlogic.com

Revision: 1.20

Page: 2

1.	. INT	RODUCTION	•••••	6
	1.1	Overview		6
	1.2	SL11R Features.		
	1.3	SL11R Block Diagram		
	1.4	SL11R 16-Bit RISC Processor		
	1.5	3Kx16 Mask ROM and BIOS		
	1.6	Internal RAM		
	1.7	CLOCK GENERATOR.		
	1.8	USB Interface		
	1.9	PROCESSOR CONTROL REGISTERS		
	1.10	INTERRUPTS		
	1.11	UART Interface		
	1.12	SERIAL FLASH EEPROM INTERFACE (I2C)		
	1.13	EXTERNAL SRAM/DRAM/EPROM INTERFACE		
	1.14	GENERAL TIMERS AND WATCH DOG TIMER.		
	1.15	SPECIAL GPIO FUNCTION FOR SUSPEND, RESUME AND LOW POWER MODES		
	1.16	PROGRAMMABLE PULSE/PWM INTERFACE		
	1.17	FAST DMA MODE		
	1.17	SL11R Interface Modes		
	1.18			
	1.18			
	1.18			
	1.18			
2.	. DEF	'INITIONS		. 11
3.	. REF	ERENCES		. 12
	T 100			
4.	. INT	ERFACE		
	4.1	INTERNAL MASKED ROM: 0xE800-0xFFFF		. 13
	4.2	EXTERNAL ROM: 0xC100-0xE800		. 13
	4.3	INTERNAL RAM: 0x0000-0x0DFF		. 14
	4.4	CLOCK GENERATOR		. 15
	4.5	USB INTERFACE		. 15
	4.5.1	USB Global Control & Status Register (0xC080: R/W)		. 16
	4.5.2			
	4.5.3			
	4.5.4			
	4.5.5	USB Endpoint 0 Control & Status Register (0xC090: R/W)		. 17
	4.5.6	USB Endpoint 1 Control & Status Register (0xC092: R/W)		. 17
	4.5.7			
	4.5.8			
	4.5.9	1		
	4.5.1			
	4.5.1	•		
	4.5.1	1		
	4.5.1			
	4.5.1			
	4.5.1			
	4.5.1			
	4.6	PROCESSOR CONTROL REGISTERS		
	4.6.1	Version Address Register (0xC004: Read Only)		. 19
		0 (
(4.6.2			

©1996 - 1999 ScanLogic Corporation. All rights reserved. SL11R is a trademark of ScanLogic Corporation. The information and specifications contained in this document are subject to change without notice.

Date: 07/14/98

Revision: 1.20

4.6.3	Speed Control Register (0xC008: R/W)	
4.6.4	Power Down Control Register (0xC00A: R/W)	
4.6.5	Breakpoint Register (0xC014: R/W)	
4.7 In	TERRUPTS	
4.7.1	Hardware Interrupts	
4.7.2	Interrupt Enable Register (0xC00E: R/W)	
4.7.3	GPIO Interrupt Control Register (0xC01C: R/W)	
4.7.4	Software Interrupts	
	ART Interface.	
4.8.1	UART Control Register (0xC0E0: R/W)	
4.8.2	UART Status Register (0xC0E2: Read Only)	
4.8.3	UART Transmit Data Register (0xC0E4: Write Only)	
4.8.4	UART Receive Data Register (0xC0E4: Read Only)	
	RIAL FLASH EEPROM INTERFACE (I2C)	
4.10 Ex	TERNAL SRAM, EPROM, DRAM	
4.10.1	Memory Control Register (0xC03E: R/W)	30
4.10.2	Extended Memory Control Register (0xC03A: R/W)	31
4.10.3	Extended Page 1 Map Register (0xC018: R/W)	31
4.10.4	Extended Page 2 Map Register (0xC01A: R/W)	
4.10.5	DRAM Control Register (0xC038: R/W)	32
4.10.6	Memory Map	33
4.11 GE	ENERAL TIMERS AND WATCH DOG TIMER	35
4.11.1	Timer 0 Count Register (0xC010: R/W)	35
4.11.2	Timer 1 Count Register (0xC012: R/W)	35
4.11.3	Watchdog Timer Count & Control Register (0xC00C: R/W)	35
4.12 SP	ECIAL GPIO FUNCTION FOR SUSPEND, RESUME AND LOW POWER MODES	36
4.13 PR	OGRAMMABLE PULSE/PWM INTERFACE	36
4.13.1	PWM Control Register (0xC0E6: R/W)	37
4.13.2	PWM Maximum Count Register (0xC0E8: R/W)	
4.13.3	PWM Channel 0 Start Register (0xC0EA: R/W)	
4.13.4	PWM Channel 0 Stop Register (0xC0EC: R/W)	
4.13.5	PWM Channel 1 Start Register (0xC0EE: R/W)	
4.13.6	PWM Channel 1 Stop Register (0xC0F0: R/W)	
4.13.7	PWM Channel 2 Start Register (0xC0F2: R/W)	
4.13.8	PWM Channel 2 Stop Register (0xC0F4: R/W)	
4.13.9	PWM Channel 3 Start Register (0xC0F6: R/W)	
4.13.10		
4.13.11		
4.14 FA		40
4.14.1	DMA Control Register (0xC02A: R/W)	
4.14.2	Low DMA Start Address Register (0xC02C: R/W)	
4.14.3	High DMA Start Address Register (0xC02E: R/W)	
4.14.4	Low DMA Stop Address Register (0xC030: R/W)	
4.14.5	High DMA Stop Address Register (0xC032: R/W)	
5. SL11R	INTERFACE MODES	42
5.1 SL	.11P2USB OR GENERAL PURPOSE IO MODE (GPIO)	42
5.1.1	I/O Control Register 0 (0xC022: R/W)	42
5.1.2	I/O Control Register 1 (0xC028: R/W)	42
5.1.3	Output Data Register 0 (0xC01E: R/W)	
5.1.4	Output Data Register 1 (0xC024: R/W)	43
5.1.5	Input Data Register 0 (0xC020: R/W)	43
5.1.6	Input Data Register 1 (0xC026: R/W)	
5.2 SL	.16 OR 16/8-BIT DMA MODE	44
521	Mailhor Protocol	45

Date: 07/14/98

Revision: 1.20

Page: 4

	5.2.	2 INBUFF Data Register (0xC0C4: R/W)	45
	5.2		
	5.2.	4 STATUS Register (0xC0C2: Read Only)	
	5.2		
	5.2.	6 DMA Control Register (0xC0C0: R/W)	40
	5.3	SLEPP2USB OR FAST EPP MODE	
	5.3.	1 EPP Data Register (0xC040: R/W)	47
	5.3.		
	5.3	33	
	5.3.	33	
	5.3		
	5.3.		
	5.4		
	5.4.		
	5.4.	J	
	5.4	J C C C C C C C C C C C C C C C C C C C	
	5.4.		
	5.4		
	5.4.	6 Serial Interface Data Read Register (0xC06C: Read Only)	51
6.	. рн	YSICAL CONNECTION	50
v			
	6.1	SL11P2USB, SL16, SLEPP2USB AND SL08 PACKAGE TYPE	
	6.2	SL11P2USB & SL16 PIN ASSIGNMENT AND DESCRIPTION	
	6.3	SLEPP2USB PIN ASSIGNMENT AND DESCRIPTION	
	6.4	SL08 PIN ASSIGNMENT AND DESCRIPTION	56
7.	. SL1	1R CPU PROGRAMMING GUIDE	59
	7.1	Instruction Set Overview	50
	7.1 7.2	RESET VECTOR	
	7.3	REGISTER SET	
	7.3 7.4	GENERAL PURPOSE REGISTERS.	
	7.4	GENERAL PURPOSE/ADDRESS REGISTERS	
	7.5 7.6	REGBANK REGISTER (0xC002: R/W)	
	7.7	FLAGS REGISTER (0xC000: READ ONLY)	
	7.7	INSTRUCTION FORMAT	
	7.9	ADDRESSING MODES	
	7.10	REGISTER ADDRESSING.	
	7.10	IMMEDIATE ADDRESSING	
	7.11	DIRECT ADDRESSING	
	7.13	Indirect Addressing	
	7.14	INDIRECT ADDRESSING WITH AUTO INCREMENT	
	7.15	INDIRECT ADDRESSING WITH OFFSET	
	7.16		
		STACK POINTER (R15) SPECIAL HANDLING	
		STACK POINTER (R15) SPECIAL HANDLING	62
	7.17	DUAL OPERAND INSTRUCTIONS.	62 62
		DUAL OPERAND INSTRUCTIONSPROGRAM CONTROL INSTRUCTIONS	62 62 64
	7.17 7.18	DUAL OPERAND INSTRUCTIONS	
	7.17 7.18 7.19 7.20	DUAL OPERAND INSTRUCTIONS	
c	7.17 7.18 7.19 7.20 7.21	DUAL OPERAND INSTRUCTIONS PROGRAM CONTROL INSTRUCTIONS SINGLE OPERAND OPERATION INSTRUCTIONS MISCELLANEOUS INSTRUCTIONS BUILT-IN MACROS	
8.	7.17 7.18 7.19 7.20 7.21	DUAL OPERAND INSTRUCTIONS	
8.	7.17 7.18 7.19 7.20 7.21	DUAL OPERAND INSTRUCTIONS PROGRAM CONTROL INSTRUCTIONS SINGLE OPERAND OPERATION INSTRUCTIONS MISCELLANEOUS INSTRUCTIONS BUILT-IN MACROS	62 62 65 65 65 65 68 65 68
8.	7.17 7.18 7.19 7.20 7.21	DUAL OPERAND INSTRUCTIONS PROGRAM CONTROL INSTRUCTIONS SINGLE OPERAND OPERATION INSTRUCTIONS MISCELLANEOUS INSTRUCTIONS BUILT-IN MACROS 11R - ELECTRICAL SPECIFICATION	62 65 68 68 68
8.	7.17 7.18 7.19 7.20 7.21 • SL1 8.1	DUAL OPERAND INSTRUCTIONS. PROGRAM CONTROL INSTRUCTIONS SINGLE OPERAND OPERATION INSTRUCTIONS MISCELLANEOUS INSTRUCTIONS BUILT-IN MACROS. AIR - ELECTRICAL SPECIFICATION ABSOLUTE MAXIMUM RATINGS	62 62 65 65 68 68 68 68
8.	7.17 7.18 7.19 7.20 7.21 SL1 8.1 8.2	DUAL OPERAND INSTRUCTIONS. PROGRAM CONTROL INSTRUCTIONS SINGLE OPERAND OPERATION INSTRUCTIONS MISCELLANEOUS INSTRUCTIONS BUILT-IN MACROS ABSOLUTE MAXIMUM RATINGS RECOMMENDED OPERATING CONDITIONS.	62 62 65 68 68 68 68

©1996 - 1999 ScanLogic Corporation. All rights reserved. SL11R is a trademark of ScanLogic Corporation. The information and specifications contained in this document are subject to change without notice.

Date: 07/14/98

Revision: 1.20

8.6	SL11R USB Transceiver Characteristics	
8.7	SL11R RESET TIMING	
8.8	SL11R CLOCK TIMING SPECIFICATIONS	
8.9	SL16 & SL08 MODE: SDATA PORT I/O READ CYCLE (NON-DMA)	71
8.10	SL16 & SL08: SDATA PORT I/O WRITE CYCLE (NON-DMA)	72
8.11	1 SL16 & SL08: SDATA, DMA READ CYCLE	73
8.12	2 SL16 & SL08: SDATA, DMA Write Cycle	73
8.13	3 SL11R SIGNALS NAME CONVENTION	74
8.14	4 SL11R DRAM TIMING	74
8.15	5 SL11R DRAM READ CYCLE	75
8.16	5 SL11R DRAM Write Cycle	76
8.17	7 SL11R CAS-Before-RAS Refresh Cycle	77
8.18	SL11R DRAM PAGE MODE READ CYCLE	78
8.19	DRAM PAGE MODE WRITE CYCLE	79
8.20) SL11R SRAM READ CYCLE	80
8.21	SL11R SRAM Write Cycle	81
8.22	2 I2C SERIAL FLASH EEPROM TIMING	82
8.23	3 SLEPP2USB EPP Data/Address Read Cycle	83
8.24	4 SLEPP2USB EPP Data/Address Write Cycle	83
Exampl	ole 1 Changing SL11R CPU Speed	15
	ple 2 SL11R extended memory setup:	
Table 1	1 Internal Masked ROM (SL11R BIOS)	13
Table 2	2 Internal RAM memory usage	14
Table 3	3 Hardware Interrupt Table	23
Table 4	4 Software Interrupt Table	25
Table 5	5 Memory Map	33
Figure	e 1 SL11R Block Diagram	8
Figure	2 UART Port Connection	26
Figure	2 3 I2C 2K-byte connection	28
Figure	2 4 I2C 16K Connection	29
	2 5 Special GPIO pull up connection example	
	e 6 PWM Block Diagram	
	e 7 SL11P2USB or GPIO mode Block Diagram	
-	o 8 SI 16 Mode Block Diagram	

Revision: 1.20

Page: 6

1. INTRODUCTION

1.1 Overview

The SL11R is a low cost, high speed Universal Serial Bus (USB) RISC based Controller. It contains a 16-bit RISC processor with built in SL11R BIOS ROM to greatly reduce firmware development efforts. Its serial flash EEPROM (I2C) interface offers low cost storage for USB device configuration and "customer product specific functions". New functions can be programmed into the I2C by downloading it from a USB Host PC. This unique architecture provides the ability to upgrade products, in the field, without changing the peripheral hardware.

The SL11R Processor can execute code either from internal ROM/RAM or external SRAM and ROM. The SL11R Programmable bi-directional Data Port supports both DMA and I/O modes. A built in USB port supports up to 12 Mbits/sec. the maximum USB transfer rate. All USB protocol modes are supported; Isochronous (up to 1024 bytes/packet) Bulk, Interrupt and Control. The SL11R power source requires only 3.3Volt, and it can be powered via a USB host PC or a Hub. Resume, Suspend and Low power modes are available.

The SL11R offers optimal solution for variety of peripheral products such as: Scanners, Digital Cameras (Video and Still), Color Printers, MFU, Fax's, External Storage devices, Monitors, Connectivity box's, and other peripherals that traditionally interface via EPP or SCSI to host PC.

1.2 SL11R Features

- ScanLogic is offering Development Kit with all of its product line. These Development Kits includes; multiple
 peripheral Mini-port class drivers for WIN95 OSR2.1 and Windows 98, firmware source code and demo USB
 source code for variety of applications. Also, available SL11R "C" compiler, debugger, and assembler with
 reference demo board.
- 48 MHz 16 bit RISC Processor
- Up to 16 bit Programmable Bi-directional Data I/O or DMA port
- Up to 32 bit General Purpose I/O (GPIO) channels.
- 6Kx8 internal Mask ROM with built-in BIOS in support of comprehensive SL11R BIOS interrupt BIOS calls (see [Ref. 1] **SL11R_BIOS** for information), which include USB functions, I2C, UART and Boot-Up options (Boot-up from I2C or External ROM). Executable code can run from 8-bit or 16-bit external SRAM or external Memory.
- 3Kx8 internal RAM that can be configured as the USB Ping-Pong buffer for USB DATA0 and DATA1 packets. It also can be used as data and/or code.
- Two-wire serial EEPROM (I2C) interface port with SL11R BIOS support to allow on board flash EEPROM programming
- Flexible Programmable external memory wait-states and 8/16 data path.
- Up to 16-bit address for Extended Memory Interface Port for External SRAM and ROM.
- On chip DRAM Controller.
- On chip fast EPP Interface.
- On chip 8/16 DMA data path interface.
- Supports 12 MHz/48MHz external crystal or clock.
- Executable code or data can be loaded either from USB port or via UART port. The code/data is moved to RAM buffer for either debugging purposes (utilizing break point register), or to be programmed, as a new value added function, into an I2C.

©1996 - 1999 ScanLogic Corporation. All rights reserved. SL11R is a trademark of ScanLogic Corporation. The information and specifications contained in this document are subject to change without notice.

Date: 07/14/98

Revision: 1.20

- USB Port (12 Mbits/sec) including built-in USB transceiver. All USB standard protocol modes are supported; isochronous mode up to 1024 packet size, Bulk, Interrupt and Control modes.
- Four end points are available. Each endpoint utilizing bi-directional DMA port to move data to/from Memory buffer to/from USB. Independently, data can be send/received to/from the Data Port.
- Built-in two Timers, a Watch dog timer (WDT), four programmable channels PWM and four Programmable Timing Generator outputs.
- Four PWM or Programmable Timing Generator outputs channels available. Each channel provides programmable timing generator sequence which can be used to interface to various CCD, CIS, and CMOS image sensors, or can be used for other type of applications.
- Suspend, Resume and Low Power modes are supported.
- UART interface supports from 7,200 Baud to 115.2K Baud.
- USB Generic Min-Port Driver for WIN95 OSR2.1 and Windows 98 are available.
- "C" Compiler, Debugger and QT-Assembler are available
- Package: 100 LPQFP, 0.5 micron.
- Power requirements 3.3v

SL11-R Block Diagram

Date: 07/14/98

Revision: 1.20

Page: 8

Timer 0 Timer 1 Data < Data Port Programmable Bi-Directional Watchdog DMA or I/O RD, WR, CS, Timer 16-bit RISC DIR, REO Addr/ **Processor** Data IRQ1-0, RSTL, CK LPWR,CLKSEL Serial Flash **EEPROM** Control DIO Interface Mask ROM RAM 3Kx16 +3Kx8 PWM and **BIOS** (1.5Kx8x2)A21-0 Ext. MEM Programma 4-PWM /P.T.G. Interface Port ble T.G. D15-0 DRAM, or (GPIO) RAM, Serial Interface RAS. CAS. Engine Txd UART or SEL. Wr.Rd (SIE) (GPIO) Rxd Up to 32 **GPIO** USB Interface bits Transceiver General

1.3 SL11R Block Diagram

Figure 1 SL11R Block Diagram

Data+

Data+

1.4 SL11R 16-Bit RISC Processor

Purpose I/O

The SL11R can be used as general purpose 16 bit embedded processor. It includes USB interface (Universal Serial Interface Bus), up to 32 bit GPIO in support of variety of functions and modes. The 16-bit main data port can be used either in I/O or DMA bi-directional modes. Also, the SL11R contains 4 PWM channels or four Programmable Time Generator (PTG) signals, a UART, Serial flash EEPROM interface, an additional External DRAM or SRAM interface for extended memory, two Timers, one WDT, internal mask BIOS ROM (3kx16) and SRAM (3kx8). The SL11R is optimized to offer maximum flexibility in the implementation of variety of applications such as; Embedded Digital Video USB controller, USB scanner Controller, USB cable modems, Printers, external Storage Devices, MFU, and etc.

The SL11R contains a specialized instruction set (RISC) that are highly optimized to provide efficient coding for variety of applications such as video processing algorithms, Network data packets translation and USB transaction processing. The SL11R support simple software interface for all the USB transaction processing, which support bulk mode up to 64 Bytes/packet, Isochronous mode up to 1024 Bytes/packet, Interrupt and control modes.

1.5 3Kx16 Mask ROM and BIOS

The SL11R has a built in 3Kx16 Mask ROM, which contains the SL11R BIOS ROM. This BIOS ROM provides software interface for USB and boot-up option for I2C or external 8/16 EEPROM.

Revision: 1.20

Page: 9

1.6 Internal RAM

The SL11R contains a 3K x 8 internal buffer memory, RAM. The RAM can be used for code/program, variables, buffer I/O, DMA data (i.e. Video data), and USB packets. The memory can be accessed by the 16 Bit processor for data manipulation or by the SIE (Serial Interface Engine), which receive or send USB host data.

1.7 Clock Generator

The 48 MHz external Crystal may be used with the SL11R (or 12MHz). Two pins, X1 and X2, are provided to connect a lower cost crystal circuit to the device. Circuitry is provided to generate the internal clocks requirements of the device. If an external 48 MHz clock is available in the application, it may be used in lieu of the crystal circuit by connecting directly to the X1 input pin.

The 12 MHz external crystal may be used with the SL11R Controller. Two pins, X1 and CLK, are provided to connect a lower cost crystal circuit to the device. The PLL circuitry is provided to generate the internal 48 MHz clock requirements of the device. If an external 12 MHz clock is available, it may be used in lieu of the crystal circuit by connecting directly to the CLK input pin. The selection of the 12MHz is controlled under software setup.

1.8 USB Interface

The SL11R has a built in SIE and USB transceiver, which meets the USB (Universal Serial Bus) specification v1.0. The transceiver is capable or transmitting or receiving serial data at the USB maximum data rate, 12 Mbits/sec. The SL11R Controller supports four endpoints. Endpoint 0 is the default pipe, and is used to initialize and manipulate the peripheral device. It also provides access to the peripheral device's configuration information, and supports control transfers. Endpoint 1, 2, and Endpoint 3 support interrupt transfers, bulk transfers up to 64 Bytes/packet, or Isochronous transfers up to 1024 Bytes/packet size.

1.9 Processor Control Registers

The SL11R provides software control registers that can be used to setup the chip mode, clock control, read software version and software breakpoint control.

1.10 Interrupts

The SL11R provides 127 interrupt vectors for SL11R BIOS software interface (see [Ref. 1] SL11R BIOS).

1.11 UART Interface

The SL11R has a built-in UART interface, which supports 7,200 to 115.2KBaud. It can be utilized as a development port or for other interface requirements. Our development environment for the SL11R chip includes "C" compiler, debugger and assembler. One can download modified code to internal SRAM and debug it utilizing build in Breakpoint register and Breakpoint Interrupt to break on any specified address location.

1.12 Serial flash EEPROM Interface (I2C)

The SL11R provides interface to external serial flash EEPROM. The interface is implemented using General Purpose I/O signals. Variety of serial EEPROM formats can be supported, currently the BIOS ROM supports two-wire serial flash EEPROM type. Serial EEPROM can be used to store specific Peripheral USB configuration and add on value functions. Also, it can be used for field product upgrades.

1.13 External SRAM/DRAM/EPROM Interface

The SL11R provides a multiplexed address port and 8/16-bit data port. This port can be configured to interface to an external SRAM, EPROM or DRAM. The port provides nRAS, nCASL, nCASH, nDRAMWR and nDRAMOE control signals for data access and refresh cycles to the DRAM.

©1996 - 1999 ScanLogic Corporation. All rights reserved. SL11R is a trademark of ScanLogic Corporation. The information and specifications contained in this document are subject to change without notice.

Date: 07/14/98

Revision: 1.20

Page: 10

1.14 General Timers and Watch Dog Timer

The SL11R has two built in programmable timers that can provide an interrupt to the SL11R Engine. The timers decrement on every microsecond Clock tick. Interrupt occurs on timer reaching zero. A separate Watchdog timer is also provided for monitoring certain activities. The Watchdog timer can also interrupt the SL11R processor.

1.15 Special GPIO function for Suspend, Resume and Low Power modes

The SL11R CPU supports suspend, resume and set the CPU running at low power mode. The SL11R BIOS assigns GPIO18 for the USB DATA+ line pull-up (This pin can simulate the USB cable remove or insert while the USB power is still applied to the board) and the GPIO20 for controlling power off function.

1.16 Programmable Pulse/PWM Interface

The SL11R has four built-in PWM outputs channels available under SL16-DMA mode. Each channel provides programmable timing generator sequence which can be used to interface to various line CCD, CIS, CMOS image sensors or can be used for other type of applications. This interface is only available on the SL16 Mode.

1.17 Fast DMA Mode

This mode is currently used by the SL08 and SL16 modes. In SL08 mode, the DMA data path will be 8, which corresponded to SD7-SD0. In the SL16 mode, the DMA data path can be configured either 8 or 16.

1.18 SL11R Interface Modes

The SL11R has four modes. They are General Purpose IO mode (SL11P2USB), Fast EPP mode (SLEPP2USB), 8-bit DMA mode (SL08), and 16/8 DMA, Mailbox Protocol ports mode (SL16). These modes are shared and can be configured under software control. Note: The UART and I2C IO pins are fixed in all cases.

1.18.1 SL11P2USB or General Purpose IO mode (GPIO)

On the SL11P2USB mode, the SL11R has up to 32 general purpose IO signals are available. However there are 4 pins, which are used by the UART and the I2C that can not be used as the GPIO. A typical application for this GPIO is the SL11P2USB (i.e. Parallel Port to USB). The SL11R executes at 48MHz, which is fast enough to generate any Parallel Port timing. The SL11R also include a special mode for the EPP timing designed for special device that has no delay on the EPP mode. On any other available General purpose programmable I/O pins can be programmed for peripheral control and or status etc.

Note: The Fast DMA and PWM Interface will not be supported in this mode.

1.18.2 SL16 or 16/8-bit DMA Mode

This SL16 Mode includes the **Mailbox Protocol** and **DMA Protocol**. The **Mailbox Protocol** allows asynchronous exchange of data between external Processor (i.e. DSP or Microprocessors) and SL11R, via SD15-SD0 (GPIO15-0) bi-directional data port. The DMA Protocol allows the large data can be transferred from or to SL11R memory devices via the 8/16 DMA port.

1.18.3 SLEPP2USB or Fast EPP Mode

This interface is designed to interface with special optimized high-speed EPP interface. The SL11R processor has direct access to the EPP control port.

Note: The Fast DMA and PWM Interface will not be supported in this mode.

1.18.4 SL08 or DVC 8-bit DMA Mode

This SL08 mode is designed to interface with CCD cameras. Camera control and setup is performed through the serial control bus. The SL11R 16-bit processor has direct access to the control port and the camera operation is dependent on commands passed from the USB Host to the SL11R. Raw video data from the CCD Camera is input to the SL11R on the 8-bit video data bus (SD7-SD0) using a combination of clock, control signals and 8-bit DMA.

Note: The PWM Interface will not be supported in this mode.

2. DEFINITIONS

USB

Universal Serial Bus

SL11R

The SL11R is a Scanlogic **USB** Controller, which provides multiple functions on a single chip. The lower cost versions of this chip set are the SL16, SL11P2USB, SL08 and SLEPP2USB. In general, the only difference between SL11R and SL16/SL11P2USB/SL08/SLEPP2USB is the interface mode (see the Configuration Register (0xC006: R/W)).

QT

Quick stream data Transfer engine, which contain a small set of RISC instructions designed for

USB SL11R controller.

QTS

Name Convention that represent utility tools, for example 'QTS' indicate all tools, which

interface with the RS232 serial interface port.

QTU

Name Convention that represent utility tools, for example 'QTU' indicate all tools, which

interface with the **USB** port.

R/W

Read/Write

PLL

Phase Lock Loop.

PWM

Pulse Width Modulation

DVC

Digital Video Camera

MFU

Multi Function Units

WDT

Watch Dog Timer

RAM

Random Access Memory

EPP

Enhanced Parallel Port: An asynchronous, byte-wide, bi-directional channel controlled by the host device. This mode provides separate address and data cycles over the eight data lines of the

interface.

I2C

2-wire Serial flash EEPROM interface.

R0-R15

SL11R Registers:

R0-R7 Data registers or general-purpose registers.

R8-R14 Address/Data registers, or general-purpose registers.

Date: 07/14/98

Revision: 1.20

Page: 11

R15 Stack pointer register.

SL11R BIOS

A simulation model similar to 80x86 BIOS

Date: 07/14/98

Revision: 1.20

Page: 12

3. REFERENCES

[Ref. 1] SL11R_BIOS

[Ref. 2] SL11R_TOOLS

[Ref. 3] Universal Serial Bus Specification 1.0

Revision: 1.20

Page: 13

4. INTERFACE

4.1 Internal Masked ROM: 0xE800-0xFFFF

The SL11R has a built-in a 3Kx16 internal masked ROM that contained software bootstrap to allow program from I2C or external 8/16-bit ROM can be downloaded or executed. In addition, the internal masked ROM contains SL11R-BIOS interrupt calls function (see [Ref. 1] **SL11R_BIOS** for information) that supports all the interface of USB, I2C, UART and Boot-Up options (Boot-up from I2C or External ROM). This SL11R BIOS ROM can help the users to reduce USB software development and other interface supported. The SL11R Chip is ready for all the USB enumeration and download/program code.

The SL11R Internal Masked ROM (i.e. SL11R BIOS) is mapped from address 0xE800 to 0xFFFF. Upon the power-up or hardware reset, the SL11R processor jumps to the address of 0xFFF0, which will contain a long jump to the beginning of the internal ROM of address 0xE800. See table bellows:

Address	Memory Description
0xE800-0xFFEF	SL11R BIOS code/data space
0xFFF0-0xFFF3	Jump to 0xE800
0xFFF4-0xFFF9	Reserved for future use.
0xFFFA-0xFFFB	ROM BIOS Checksum
0xFFFC-0xFFFD	SL11R BIOS Revision
0xFFFE-0xFFFE	Peripheral Revision
0xFFFF-0xFFFF	QT Engine Instruction Revision

Table 1 Internal Masked ROM (SL11R BIOS)

4.2 External ROM: 0xC100-0xE800

The SL11R reserved address from 0xC100 to 0xE800 for external ROM interface. On the default, the SL11R BIOS will scan for the signature ID = 0xCB36 at the location 0xC100 to allow a code can be started to execute at address 0xC102 (see [Ref. 1] **SL11R_BIOS** for more information). The signal nXROMSEL is used for the external ROM mapped from 0xC100 to 0xE800 on the default. However, The Extended Memory Control can be used to configure multiple windows for external ROM setup.

<u>Note</u>: The Address space from 0x8000-0xC100 can also be used as the external ROM (see the External Memory Control setup for more detail).

4.3 Internal RAM: 0x0000-0x0DFF

The SL11R contains a 1.5Kx16 internal buffer memory. The memory is used to buffer video data and USB packets and is accessed by the 16 Bit processor and the SIE (Serial Interface Engine). USB transactions are automatically routed to the memory buffer. The 16-bit processor has the ability to set up pointers and block sizes in buffer memory for USB DMA transactions. For example the video data is read from the camera interface and is sent to the USB port by the internal SL11's USB DMA engine. The SL11R BIOS also use the internal RAM for USB buffers, BIOS's variables and user's data/code. Program executable code or data can reside in multiple locations; in internal masked ROM (6Kx8), Internal RAM (3Kx8), or in external ROM, external SRAM. Program code or data can also be loaded to either internal or external RAM from the USB port, from the RS232 port, and from the I2C.

The SL11R Internal RAM is mapped from 0x0000 to 0x0DFF. See the internal RAM memory usage as shown below:

Address	Memory Description
0x0000 - 0x00FF	Hardware/Software Interrupts
0x0100 - 0x01FF	Register Banks/USB Control/Software Stack
0x0200 - 0x021F	Hardware Interrupts stack
0x0220- 0x0343 ¹	SL11R BIOS internal buffers & variables
0x0334 - 0x0DFF	User's
	Programming
	Space

Table 2 Internal RAM memory usage

- The addresses from 0x0000 to 0x00FF are reserved for hardware and software interrupt vectors (see [Ref. 1] **SL11R_BIOS** for more information).
- The addresses from 0x0100 to 0x01FF are reserved for Internal Register Banks (i.e. SL11R register R0-R15 bank0 and R0-R15 bank1) and software stack. Others are reserved for USB Control registers and other read/write control registers.
- The addresses from 0x0200 to 0x021F are reserved for hardware interrupt stack.
- The addresses from 0x0220 to 0x0343 are the available internal RAM that can be used for user's code. The user's code can be download via the USB port or UART interface (see [Ref. 1] **SL11R_BIOS** for more information).

@1996- 1999 ScanLogic Corporation. All rights reserved. SL11R is a trademark of ScanLogic Corporation. The information and specifications contained in this document are subject to change without notice.

Date: 07/14/98 **Revision: 1.20**

¹ This address may be changed due to the new SL11R BIOS revision updated. The new SL11R BIOS may require more internal memory for its variable usage in any new SL11R BIOS.

Date: 07/14/98

Revision: 1.20

Page: 15

4.4 Clock Generator

The SL11R as an option to use either a 48 MHz or 12MHz external crystal or oscillator as its clock source. SL11R includes an internal PLL that can be configured by software. At power-up stage, the SL11R BIOS default configuration sets the clock processor at 2/3 of X1 (of the external provided clock)) and the SL11R processor Speed at ½ of the external clock. See the Speed Control Register (0xC008: R/W) and the Configuration Register (0xC006: R/W) for more information.

Example 1 Changing SL11R CPU Speed

Default of the SL11R BIOS assumes to use 48MHz input clock, then the SL11R processor clock is (2/3)*48MHz/2 = 16MHz. See example below:

mov [0xC006],0x10 ;clock = 2/3*X1 mov [0xC008],1 ;at 24MHz

If the X1 input clock is 48MHz, then the maximum speed of the SL11R processor can be set at follows:

mov [0xC006],0 ; clock = set up at X1 clock input

mov [0xC008],0 ;at 48MHz

If the X1 input clock is 12MHz, then the maximum speed of the SL11R processor can be set to:

mov [0xC006],0x40 ;clock = 4*X1 mov [0xC008],0 ;at 48MHz

4.5 USB Interface

The SL11R has a built in transceiver that meets the USB (Universal Serial Bus) specification v1.0. The transceivers are connecting directly to the physical layer of the USB engine. The transceiver is capable or transmitting or receiving serial data at the USB maximum data rate, 12 Mbits/sec. The SL11R has four USB-DMA engines for four USB end points. Each of the USB-DMA engines is independently responsible for each USB transaction that is automatically transferred the data from the memory to/from USB port. The 16-bit processor has the ability to set up pointers and block sizes in buffer memory for USB transactions.

The SL11R Controller contains a number of Registers which provide overall control and status functions for USB transactions. The first sets of registers are for overall control and status functions, while the second groups are dedicated to specific endpoint functions. Communication and data flow on the USB is implemented using endpoints. These uniquely identifiable entities are the terminals of communication flow between a USB host and USB devices. Each USB device is composed of a collection of independently operating endpoints. Each endpoint has a unique identifier: the endpoint number. See USB specification v1.0. Sec 5.3.1

The SL11R also include the SL11R BIOS that provides a set of subroutines via interrupt calls for all USB interface functions required to communicate to/from an USB host (refer to [Ref. 1] **SL11R_BIOS** for more information). The SL11R BIOS will simplified and reduce the firmware software development.

D3

4.5.1 USB Global Control & Status Register (0xC080: R/W)

The USB Global Control & Status Register allow to enable/disable and read the current status of the USB-DMA engines. The Global Control & Status register bits are defined as follows:

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0

0	0	0	0	0	0	0	0	0	0	0	0	UA	US	UR	UE	
	D15	-D5	I	Reserve	ed											
	D0		Ţ	JE		US	SB En	able =	= '1', (Overal	ll USI	3 enab	ole/dis	able l	oit.	
	D1		τ	IJR		USB Reset = '1', USB received Reset command.										
	D2			US			USB SOF = '1', USB received SOF command.									

USB Activity = '1', Activity Seen.

Notes:

- Suspend state should be entered if after 3mS there is no activity (UA).
- The US and UA bits are cleared after they are read by the SL11R processor.
- D15-D4 are the reserved bits, should be written with zeros.
- The SL11R BIOS will set the UE=1 upon the power-up.

UA

4.5.2 USB Frame Number Register (0xC082: Read Only)

The Frame Number Register contains the 11 bit ID Number of last SOF received by the device from the USB Host.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	0	0	S10	S 9	S 8	S7	S 6	S5	S4	S3	S2	S1	S 0		
	D15-D11			Reserve	ed	set	set to all zeros.										
D10-D0			9	S10-S0		SC	SOF ID Number of last SOF Received.										

Note:

The SL11R BIOS use this register to detect USB activity for internal BIOS software idle task.

4.5.3 USB Address Register (0xC084: R/W)

Address Register holds the USB address of the device assigned by the Host. Initialized to address 0x0000 upon Power up.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	A6	A5	A4	A3	A2	A1	A0
D15-E	D15-D7 Reserved				set to all zeros										
D6-D0 A6-A0					USB Address of device after assignment by Host										

Note:

• The SL11R BIOS modify this register upon receiving the SET_ADDRESS (see [Ref. 3] **Universal Serial Bus Specification 1.0** on Chapter 9 for more information) from the host.

Date: 07/14/98

Revision: 1.20

Date: 07/14/98

Revision: 1.20

Page: 17

4.5.4 USB Command Done Register (0xC086: Write Only)

This is the USB command done register that is only used by the control point i.e. end point 0.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Е
	l l					ı									

D15-D1 Reserved set to all zeros.

D0 E Set E=0 for Successful Command Completion.

Set E=1 for Error Command Completion.

Note:

• The SL11R BIOS modify this register upon the command completion on end point 0.

4.5.5 USB Endpoint 0 Control & Status Register (0xC090: R/W)

See the USB Endpoint 3 Control & Status Register for more information.

4.5.6 USB Endpoint 1 Control & Status Register (0xC092: R/W)

See the USB Endpoint 3 Control & Status Register for more information.

4.5.7 USB Endpoint 2 Control & Status Register (0xC094: R/W)

See the USB Endpoint 3 Control & Status Register for more information.

4.5.8 USB Endpoint 3 Control & Status Register (0xC096: R/W)

General description for all endpoint from Endpoint 0 to Endpoint 3:

The SL11R Controller supports four endpoints. Endpoint 0 is the default pipe, and is used to initialize and manipulate the peripheral device. It also provides access to the peripheral device's configuration information, and supports control transfers. Endpoint 1, 2, and Endpoint 3 support interrupt transfers, bulk transfers up to 64 Bytes/packet, or Isochronous transfers up to 1024 Bytes/packet size.

USB Endpoints Control (For Writing)

Each of the endpoint Control Register, when written has the following functions assigned:

BIT	BIT NAME	FUNCTION
POSITION		
D0	ARM	Allows enabled transfers when set = '1'. Cleared to '0' when transfer is complete.
D1	Enable	When set = '1' allows transfers to this endpoint. When set = '0' USB transactions
		are ignored. If enable = '1' and Arm = '0'
		End point will return NAK to USB transmissions.
D2	DIR	When set = '1' transmit to Host (IN). When '0' receive from Host (OUT).
D3	ISO	When set = '1' allows isochronous mode for this endpoint.
D4	Stall	When set = '1' sends Stall in response to next request on this endpoint.
D5	Zero Length	When set = '1' sends a zero length packet.
D6-D15	Not Defined	Set to logic '0's

Date: 07/14/98

Revision: 1.20

Page: 18

USB Endpoints Status (For Reading)

Reading the Endpoint Status Register provides Status information relative to the packet that has been received or transmitted. The register is defined as follows:

BIT	BIT	FUNCTION
POSITION	NAME	
D0	Arm	If set = '1' indicates the endpoint is armed.
D1	Enable	If set = '1' indicates the endpoint is enabled.
D2	DIR	Direction bit. If = '1' set to transmit to Host (IN). '0' = set receive from Host (OUT).
D3	ISO	If set = '1' isochronous mode selected for this endpoint.
D4	Stall	If set = '1' endpoint will send stall on USB when requested.
D5-D12	Not used	Read return logic '0's
D13	Setup	If set = '1' indicates a Setup packet received.
D14	Error	If set = '1', indicates an error condition occurred on last transaction for this endpoint.
D15	Done	If set = '1', Done indicates transaction completed. Arm Bit is cleared to '0' when Done Set

Note:

- Endpoint 0 is set up as a control endpoint. The **DIR** bit is read-only, and indicates the direction of the last completed transaction. If the direction is incorrect, it is the firmware's responsibility to handle the error. On other endpoints, **DIR** is written, and if the direction of the transfer does not match DIR, then the transaction is ignored (as if not enabled).
- At the end of any transfer to an armed and enabled endpoint (with the correct DIR bit), an interrupt occurs, and vectors to a different location depending upon whether an error occurred or not. At the end of this transfer, the corresponding endpoint is disarmed (Arm bit is cleared), and the DATAO/DATA1 toggle bit is advanced if no error occurred. If a packet is received with an incorrect toggle state, it is ignored (so that if the host misses an **ACK** and resends data, we only see the data once).
- The DATA0/DATA1 toggle bit is automatic done by the hardware. To reset this DATA0/DATA1 toggle bit to DATA0, the **Enable** on the **D1** bit should be toggle (i.e. set to '0' and set to '1').
- When the Zero Length on the **D5** is set, the host will receive the zero length USB packet, regardless of the number of bytes in the USB Count register.
- The SL11R BIOS has full control on the USB end point 0. The SL11R BIOS responses all the numeration from host. On other end points, the SL11R BIOS can be used to control under BIOS interrupt calls (see [Ref. 1] SL11R_BIOS)
- The SL11R BIOS will set all the USB Control & Status register of end point 1 to end point 3 to zero upon receiving the SET_CONFIG (see [Ref. 3] **Universal Serial Bus Specification 1.0** on Chapter 9 for more information) command from host.

4.5.9 USB Endpoint 0 Address Register (0x0120: R/W)

This is the pointer to memory buffer location for USB reads and writes to this Endpoint. At the end of any transfer, this USB endpoint is incremented to the number of byte that has been setup to the USB Endpoint Count Register.

4.5.10 USB Endpoint 1 Address Register (0x0124: R/W)

See USB Endpoint 0 Address Register (0x0120: R/W)

Date: 07/14/98

Revision: 1.20

Page: 19

4.5.11 USB Endpoint 2 Address Register (0x0128: R/W)

See USB Endpoint 0 Address Register (0x0120: R/W)

4.5.12 USB Endpoint 3 Address Register (0x012C: R/W)

See USB Endpoint 0 Address Register (0x0120: R/W)

4.5.13 USB Endpoint 0 Count Register (0x0122: R/W)

This register is used to set the maximum packet size for the USB transfer. At the end of any transfer, the USB endpoint Count Register is decrement to zero upon the success of the USB transfer.

4.5.14 USB Endpoint 1 Count Register (0x0126: R/W)

See USB Endpoint 0 Count Register (0x0122: R/W)

4.5.15 USB Endpoint 2 Count Register (0x012A: R/W)

See USB Endpoint 0 Count Register (0x0122: R/W)

4.5.16 USB Endpoint 3 Count Register (0x012E: R/W)

See USB Endpoint 0 Count Register (0x0122: R/W)

4.6 Processor Control Registers

The SL11R provides software control registers that can be used to setup the chip mode, clock control, read software version and software breakpoint control.

4.6.1 Version Address Register (0xC004: Read Only)

The Version Address Register stores the current version of the SL11R. This register is reserved and not used. The new Version Address Register is located in the SL11R ROM BIOS at address 0xFFFC.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
N7	N6	N5	N4	N3	N2	N1	N0	D7	D6	D5	D4	D3	D2	D1	D0

D15-D8 N7-N0 Version Number left of Decimal Point.

D7-D0 Version Number right of Decimal Point.

Example

Revision $0.4 \Rightarrow N(7-0) = 00000000$, D(7-0) = 00000100

4.6.2 Configuration Register (0xC006: R/W)

The Configuration Register is used to configure the SL11R into the appropriate mode, and to select clock multiplier.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	C2	C1	C0	CD	M1	M0	MD

D6-4 C2-0

Clock Configuration bits. These bits select clock source. The clock may come from an outside pin like X1 or X_PCLK or it may come from the PLL multiplier indicated in the table.

C2	C1	C0	PCLK	RCLK	OE
0	0	0	X1	X1	0
0	0	1	2/3*X1	X1	0
0	1	0	X_PCLK	X1	0
0	1	1	2/3*X1	X1	1
1	0	0	4*X1	4*X1	0
1	0	1	8/3*X1	4*X1	0
1	1	0	4*X1	4*X1	1
1	1	1	8/3*X1	4*X1	1

D3 CD

If Clock Disable bit = '1', this Clock Configuration register can no longer be modified through software writes. It is a "sticky bit" used to lock the configuration through a write to this bit in the boot prom code.

Note:

- On the SL11R chip set, this bit will be set to zero. On devices SL16, SL11P2USB or SL08, this bit will be set to one.
- There are 5 chip sets for this documentation: SL11R, SL16, SL11P2USB, SL08 and SLEPP2USB. The Pin layouts are pin-compatible for all the devices. The internal Interface Mode core will be reduced base on specific function of the chip except the SL11R. For example the SL11P2USB chip will only have the GPIO function.

D2,D1 M1,0: SL11R mode selected that defined as shown:

M1	M0	Mode
0	0	SL11P2USB
0	1	SL08
1	0	SLEPP2USB
1	1	SL16

D0 MD

If Mode Disable bit = '1', this Configuration register can no longer be modified through software writes. It is a "sticky bit" used to lock the configuration through a write to this bit in the boot prom code.

Date: 07/14/98

Revision: 1.20

Page: 20

Note

On the default, this bit will be set to zero by the SL11R BIOS.

D15-D7 Reserved should be set to all zeros.

Date: 07/14/98

Revision: 1.20

Page: 21

Where:

PCLK is connected to the SL11R processor clock.

RCLK is the resulting clock that connects to other modules (i.e. PWM, USB engine).

OE when **OE**=1, the **X_PCLK** (pin 59) will become an output pin of the **PCLK** value.

Notes:

- When using the PLL, the X1 input pin clock should be 12 MHz and the software should set the C2=1 to allow the multiply by four.
- **X_PCLK** is a bi-direction pin allowing an additional clock input for PCLK when selected or an observation pin for PCLK when OE = '1'.
- The **X_PCLK** can be used as the input clock like X1, which is only on the mode C2=0, C1=1, C0=0.
- After the power-up, the SL11R BIOS will set this register equal to 0x0010 (i.e. C2=0, C1=0, C0=1, PCLK=X1, RCLK=X1, OE=0, M1-M0=0=GPIO Mode).

4.6.3 Speed Control Register (0xC008: R/W)

The Speed Control Register allows the operation of the SL11R processor at a number of speed selections. A four bit divider (SPD3-0 + 1) selects the speed as shown below. Note speed will also depend on clock multiplier, see Configuration Register (0xC006: R/W) for more information.

D15-D4	D3	D2	D1	D0
0	SPD3	SPD2	SPD1	SPD0

D3-D0 SPD3-SPD0 Speed selection bits

SPD3-0	SL11R SPEED
0000	48.00 MHz.
0001	24.00 MHz.
0010	16.00 MHz.
0011	12.00 MHz.
0100	09.60 MHz.
0101	08.00 MHz.
0110	06.86 MHz.
0111	06.00 MHz.
1000	05.33 MHz.
1001	04.80 MHz.
1010	04.36 MHz.
1011	04.00 MHz.
1100	03.69 MHz.
1101	03.42 MHz.
1110	03.20 MHz.
1111	03.00 MHz.

D15-D4 Reserved should be set to all zeros.

Note:

On power up, lowest speed is selected for lower power operation. The SL11R BIOS will re-setup this clock to 24MHz after the power-up.

4.6.4 Power Down Control Register (0xC00A: R/W)

During Power down mode, the peripherals are put in a "**pause**" state. All the counters and timers stop incrementing and the PWM stop.

D15-D6	D5	D4	D3	D2	D1	D0
0	USB	GPIO	PUD1	PUD0	SUSPEND	HALT

There are two ways to enter to power down mode:

Suspend or Halt.

D5	USB	Enable restarts on USB transition. Will result in device power up.
D4	GPIO	Enable restarts on GPIO transition. Will result in device power up (See GPIO Interrupt Control Register (0xC01C:R/W)).
D3-D2	PUD1-PUD0	

Power up delay selection. Four delays are provided and selected using these select bits. This is time from power up until processor starts executing allows clock to settle.

PUD1	PUD0	Power up delay
0	0	0 milliseconds
0	1	1 milliseconds
1	0	8 milliseconds
1	1	64 milliseconds

Date: 07/14/98

Revision: 1.20

Page: 22

D1	SUSPEND	Suspend mode stops all clocks in the SL11R to save power. This mode ends with a transition on either USB or any Interrupt. It is followed by a delay set in the Power-up delay bit fields.
D0	HALT	ends with an interrupt.
D15-D6	Reserved	should be set to all zeros.

4.6.5 Breakpoint Register (0xC014: R/W)

The Breakpoint Register holds the breakpoint address. When an access to this address is done an INT127 occurs.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

D15-0 A15-0 Breakpoint address.

Revision: 1.20

Page: 23

4.7 Interrupts

The SL11R provides 127 interrupt vectors. The first 64 vectors are the hardware interrupts and the next 64 interrupt vectors are the software interrupts (see the [Ref. 1] **SL11R_BIOS** for more information).

4.7.1 Hardware Interrupts

The SL11R allocates address from 0x0000 to 0x003E for hardware interrupts. The hardware interrupt vectors are shown below:

Interrupt	Vector	Interrupt
Number	Address	Type
0	0x0000	Timer0 ♣
1	0x0002	Timer1 ◆
2	0x0004	GP IRQ0 ♦
3	0x0006	GP IRQ1 ♦
4	0x0008	UART Tx ♣
5	0x000A	UART Rx ♣
6	0x000C	Fast DMA Done ♦
7	0x000E	USB Reset
8	0x0010	USB SOF ♣♣
9	0x0012	USB Endpoint0 No Error ♣
10	0x0014	USB Endpoint0 Error ♣
11	0x0016	USB Endpoint1 No Error
12	0x0018	USB Endpoint1 Error
13	0x001A	USB Endpoint2 No Error
14	0x001C	USB Endpoint2 Error
15	0x001E	USB Endpoint3 No Error
16	0x0020	USB Endpoint3 Error
17	0x0022	SL16 Mailbox TX Empty (SL16 Mode Only) ◆
18	0x0024	SL16 Mailbox RX Full (SL16 Mode Only) ♦
19-63	0x0026- 0x003E	Reserved ♦

Table 3 Hardware Interrupt Table

Note:

- ♣ These hardware interrupt vectors are reserved for internal SL11R-BIOS usage. User should not attempt to overwrite these functions.
- ** The SOF interrupt is generated when there is an incoming SOF on the USB.
- ♦ These hardware interrupt vectors are initialized to return on the interrupt.

All these vector interrupts are read/write accessible. User can overwrite these default software interrupt vectors by replacing the user's interrupt service subroutine.

The addresses from 0x0000 to 0x003E are read/write accessible that can be used for variables.

Revision: 1.20

Page: 24

4.7.2 Interrupt Enable Register (0xC00E: R/W)

This is a global hardware interrupt enable register that allows controlling these previous hardware interrupt vectors. The SL11R BIOS default setup of this register is 0x28 (i.e. USB and UART bits are set).

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0	0	MBX	USB	FDMA	UART	GP	T1	T0
			D6		N	ИВX		M	Iail B	ox interr	upt enal	ole (SL16	Mode Or	nly)		
			D5		U	JSB		U	SB In	iterrupt e	nable.					
			D4		F	DMA		F	ast DI	MA Done	e Interru	ıpt enable	(SL16/S	L08 M	Iode (Only).
			D3		UART Interrupt enable.											
			D2		C	βP						ns Interruj ter (0xC0		•	GPIO	
D1 T1									imer1	Interrup	t Enabl	e.				
			D0		Т	0		T	imer0	Interrup	t Enabl	e.				

4.7.3 GPIO Interrupt Control Register (0xC01C: R/W)

This register defines the polarity of the GPIO interrupt on the IRQ1 (GPIO26) and IRQ0 (GPIO25). The **GPIO** bit on the Interrupt Enable Register must be set to allows these below setting:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	P1	E1	P0	E0
		D3		P	1	IRQ1	polarit	y is ris	ing edg	ge if "1	", falli	ng edge	e if "0"	·.	
		D2		Е	1	Enable	e IRQ1	if set	to "1".						
		D1		P	0	IRQ0	polarit	y is ris	ing edg	ge if "1	", falli	ng edg	e if "0"	,	
		D0		Е	0	Enable	e IRQ0) if set	to "1".						

Note:

The interrupts can be enabled for "Suspend mode" by the power down Register or enabled for interrupts by the Interrupt Enable Register.

4.7.4 Software Interrupts

The SL11R allocates address from 0x0040 to 0x00FE for software interrupts. The software interrupt vectors are shown below:

Interrupt	Vector	Interrupt
Number	Address	Type
64 (0x40)	0x0080	I2C_INT ♣
65 (0x41)	0x0082	Reserve for future extension of other Serial EEPROM
66 (0x42)	0x0084	UART_INT ♣
67 (0x43)	0x0086	SCAN_INT *
68 (0x44)	0x0088	ALLOC_INT *
69 (0x45)	0x008A	Data: start of free memory. Default=0x200 ♣♣
70 (0x46)	0x008C	IDLE_INT
71 (0x47)	0x008E	IDLER_INT
72 (0x48)	0x0090	INSERT_IDLE_INT
73 (0x49)	0x0092	PUSHALL_INT ♣
74 (0x4a)	0x0094	POPALL_INT ♣
75 (0x4b)	0x0096	FREE_INT *
76 (0x4c)	0x0098	REDO_ARENA ♣
77 (0x4d)	0x009A	HW_SWAP_REG ♣
78 (0x4e)	0x009C	HW_REST_REG ♣
79 (0x4f)	0x009E	SCAN_DECODE_INT
80 (0x50)	0x00A0	USB_SEND_INT ♣
81 (0x51)	0x00A2	USB RECEIVE INT ♣
82 (0x52)	0x00A4	Reserved
83 (0x53)	0x00A6	USB_STANDARD_INT
84 (0x54)	0x00A8	Data : Standard loader vector. Defaut=0 ♣♣
85 (0x55)	0x00AA	USB_VENDOR_INT
86 (0x56)	0x00AC	Data : USB_Vendor loader. Default = 0xff ♣♣
87 (0x57)	0x00AE	USB_CLASS_INT
88 (0x58)	0x00B0	Data : USB_Class_Loader. Default = 0 ♣♣
89 (0x59)	0x00B2	USB_FINISH_INT
90 (0x5a)	0x00B4	Data : Device Descriptor. Default = Scanlogic Device Desc ♣♣
91 (0x5b)	0x00B6	Data : Configuration Desc. Default = Scanlogic Configuration ♣♣
92 (0x5c)	0x00B8	Data : String Descriptor. Default = Scanlogic String Desc. ♣♣
93 (0x5d)	0x00BA	USB_PARSE_CONFIG_INT
94 (0x5e)	0x00BC	USB_LOADER_INT
95 (0x5f)	0x00BE	USB_DELTA_CONFIG_INT
96 (0x60)	0x00C0	USB_PULLUP_INT
97 - 104	0xC2-0xD0	Reserve for future addition secondary USB Port
105 (0x69)	0x00D2	POWER_DOWN_SUBROUTINE
106-109	0xD4-0xDA	Reserve for future secondary USB Port
110-124	0xDE-0xF8	User's ISR or internal peripheral interrupt
125-127	0xFA-0xFE	Reserve for the Debugger

Table 4 Software Interrupt Table

Note:

- ♣ These software vectors are reserved for the internal SL11R-BIOS. User should not overwrite these functions.
- ** These vectors are used as the data pointers. User should not execute code (i.e. **JMP**or **INT**) to these vectors.

See [Ref. 1] **SL11R_BIOS** for more information.

All these vector interrupts are read/write accessible. User can overwrite these default software interrupt vectors by replacing the user's interrupt service subroutine.

Date: 07/14/98

Revision: 1.20

4.8 UART Interface.

The SL11R Controller UART port supports a range of baud rates from 7200 Baud up to 115.2K Baud. Baud Rate selection is made in the UART Control Register. Buffer status can be monitored in the UART Status Register. Transmit and receive data is written or read from the UART data register. The UART timers are independent of the general-purpose timers. The UART will cause "edge trigger" type interrupts on receiver buffer transitioning to FULL or transmit transitioning to buffer EMPTY.

The SL11R BIOS uses the UART port for all software debugging process. It is recommended that user should include this interface into their hardware design. For example user can add UART interface via only 4-pin header, which require off board external RS-232 transceiver (i.e. MAX202 RS-232 transceiver can resided on the external serial cable, which use 5V and Ground via the 4 pin header).




Figure 2 UART Port Connection

The SL11R BIOS uses GPIO28 for data transmit (TX) and GPIO27 for data receive (RX). These two pins can not be used for any other purpose.

Note: The SL11R BIOS will setup the default Baud rate for the UART as 14400 baud.

4.8.1 UART Control Register (0xC0E0: R/W)

D₀

The SL11R allocates two General Purpose I/O signals for the UART function, they are GPIO28 (UART_TXD) and GPIO27 (UART_RXD). At the power, the SL11R BIOS will default this register to the value of 0x000b (i.e. UART Enable and Baud = 14.4K Baud).

0	0	0	0	0	0	0	0	0	0	0	DIV8	B2	B1	В0	Е
	D1 D4	5-D5		Reserv DIV8	ed bits	S	et to a	all zer	os.						_
	D3	-1		B2-0							et to '1'. ART clo		des th	e cloc	k by 8

BAUD	SELECTOR	WITH /8
RATE	BITS.	PRESCALER
000	115.2K Baud	14.4K Baud
001	57.6K Baud	7.2K Baud
010	38.4K Baud	4.8K Baud
011	28.8K Baud	3.6K Baud
100	19.2K Baud	2.4K Baud
101	14.4K Baud	1.8K Baud
110	9.6K Baud	1.2K Baud
111	7.2K Baud	0.9K Baud

Date: 07/14/98

Revision: 1.20

Page: 26

E Enable UART when set = '1'. When '0' UART pins are GPIO.

4.8.2 UART Status Register (0xC0E2: Read Only)

This register is used by the SL11R BIOS to detect the UART status function via RXF and TXE flags.

D15-D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	RXF	TXE

D15-D2 Reserved bits Set to all zeros.

D1 RXF Receive Buffer Full Flag.

D0 TXE

Transmit Buffer Empty Flag. Sets when data moves

from buffer to output shift register.

Note:

No error detection for receiving data is supported.

4.8.3 UART Transmit Data Register (0xC0E4: Write Only)

This register is used by the SL11R BIOS to send data to the host.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D 0
ĺ	0	0	0	0	0	0	0	0	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0

D7-D0

TR7-0

UART Transmit Data

4.8.4 UART Receive Data Register (0xC0E4: Read Only)

This register is used by the SL11R BIOS to receive data from the host.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D 5	D4	D3	D2	D1	D 0
0	0	0	0	0	0	0	0	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0

D7-D0

RD7-0

UART Receive Data.

Date: 07/14/98

Revision: 1.20

Revision: 1.20

Page: 28

4.9 Serial flash EEPROM Interface (I2C)

The SL11R provides interface to external serial flash EEPROM. The interface is implemented using General Purpose I/O signals. Variety of serial EEPROM formats can be supported, currently the BIOS ROM supports two-wire serial flash EEPROM type. Serial EEPROM can be used to store specific Peripheral USB configuration and add on value functions. Also, it can be used for field product upgrades.

The SL11R BIOS uses this interrupt to read and write from/to an external serial flash EEPROM. The recommended serial EEPROM device is a 2-Wire Serial CMOS EEPROM (AT24CXX Device Family). Currently, the SL11R BIOS Revision 1.1 allows reading/writing to/from EEPROM, up to 2K Bytes, which is 16K bits I2C device (i.e. AT24C16).

The user's program and USB vendor/device configuration can be programmed and stored into the external EEPROM device. On power up the content of the EEPROM will be downloaded into RAM for either to execute this code or use it as external look up table data source. The advantage of the I2C/EEPROM interface is saving space and cost to compare it with using an external 8-bit PROM/EPROM.

The SL11R BIOS uses two GPIO pins, GPIO31 and GPIO30 to interface to external serial EEPROM (see below figure):

- GPIO31 is connected to the Serial Clock Input (SCL).
- GPIO30 is connected to the Serial Data (SDA).
- It is recommended to add 5K to 15K pull-up resistors on the Data line (i.e. GPIO30).
- Pin 1 (A0), Pin 2 (A1), Pin 3 (A2), Pin 4 (GND) and Pin 7 Write Protect) are connected to Ground.




Figure 3 I2C 2K-byte connection

Date: 07/14/98

Revision: 1.20

Page: 29

The current SL11R BIOS only support up to 2Kbyte serial EEPROM. To read and write to a device that is larger than 2Kbytes, greater than 16K bits, the SL11R-BIOS requires additional serial EEPROM to be connected as shown below:




Figure 4 I2C 16K Connection

In this example, the SL11R BIOS will first access the (small) program residing on **IC1** serial flash EEPROM, and then it will access the second **IC2 EEPROM** (see [Ref. 1] **SL11R_BIOS** for more information).

Date: 07/14/98

Revision: 1.20

Page: 30

4.10 External SRAM, EPROM, DRAM

The SL11R has a multiplexed address ports, and 16-bit data port. These interface signals are provided to interface to an external SRAM, ROM or DRAM. The DRAM port provides RAS, CAS, RD and WR control signals for data access and refresh cycles to the DRAM. At boot up stage, the SL11R BIOS is setup for external SRAM and serial flash EEPROM. Also, the external memory interface is set up as 16-bit and 7 wait states for both external SRAM and EEPROM. DRAM controller needs to be set up by the user.

Example 2 SL11R extended memory setup:

internal_r	om_start:	
m	ov [0xC03A],0x0077	;set 16-bit ROM & 7 wait
cr	np [0xC100],0xCB36	;check for special vector ROM
je	0xC102	-
m	ov [0xC006],0x10	;2/3 clock
m	ov [0xC008],1	;at 24mhz
m	ov [0xC03E],3	extra wait state for ROM and Debug
cr	np [0xC100],0xC3B6	;external ROM has 0xC3B6 as first 16 bits
je	xrom_ok	
cr	np b[0xC100],0xB6	;check 0xc3b6 for 8-bit ROM
jn	e xrom_ok	
or	[0xC03A],0x80	;set for 8-bit ROM
xrom_ok:		
m	ov [0xC00],0xC3B6	;check 0xC3B6 for 16-bit RAM
cr	np = [0xC00], 0xC3B6	
je	xram_ok	
or	[0xC03A],8	;set for 8-bit external RAM
xram_ok:		

Note:

The external memory devices can be 8 or 16 bits wide, and can be programmed to have up to 7 wait-states. External SRAM/PROM requires one wait state.

4.10.1 Memory Control Register (0xC03E: R/W)

This register provides the control Wait State for the internal RAM and internal ROM.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	0	0	0	0	0	0	0	0	RA	RO	DB	
		D2			RA		one-	wait sta	te for ir	nternal I	RAM is	added				
		D1			RO		one-	wait sta	te for ir	nternal I	ROM is	added				
		D0			DB		DEBUG mode is enabled. Internal address bus is echoed to external address pins.									

4.10.2 Extended Memory Control Register (0xC03A: R/W)

This register provides the control Wait State for the external SRAM/DRAM/EPROM interfaces.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	RM	EM3	EM2	EM1	EM0	RO3	RO2	RO1	RO0	RA3	RA2	RA1	RA0
		D	12		RM			M Mergive.	ge, '1' =	= nXRC	OMSEL	is activ	e if nX	MEMSI	EL is
		D	11		EM3		Ext	tended I	Memory	Width	('0' = 1	6, '1' =	8)		
		D	10-8		EM2-0	0	Ext	tended I	Memory	Wait s	tates (0	- 7)			
		D'	7		RO3		Ext	ternal R	OM Wi	idth ('0'	= 16, '1	'=8)			
		De	6-4		RO2-0)	Ext	ternal R	OM wa	it states	(0 - 7)				
		D.	3		RA3		Ext	ternal R	AM Wi	dth ('0'	= 16, '1	'=8)			
		D	2-0		RA2-0)	Ext	ternal R	AM Wa	ait State	es (0 - 7))			
		No	ote:												

The default Wait State setting on power up or reset is 7 wait states.

4.10.3 Extended Page 1 Map Register (0xC018: R/W)

This register contains the Page 1 high order address bits. These bits are always appended to accesses to the Page 1 Memory mapped space. The default is set to 0000h.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	A21	A20	A19	A18	A17	A16	A15	A14	A13

If Bit A21 is '1' Page 1 reads/writes will access external DRAM.

If bit A21 is '0'

Page 1 reads/writes will access some other external area (SRAM, ROM or peripherals) and nXMEMSEL will be the external Chip Select for this space.

D8-0 A21-13

Page 1 high order address bits. The address pins on A21-A13 will reflect the content of this register when SL11R access the address 0x8000-0x9FFF.

Date: 07/14/98

Revision: 1.20

4.10.4 Extended Page 2 Map Register (0xC01A: R/W)

This register contains the Page 2 high order address bits. These bits are always appended to accesses to the Page 2 Memory mapped space. The default is set to 0000h.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ĺ	0	0	0	0	0	0	0	A21	A20	A19	A18	A17	A16	A15	A14	A13

If Bit A21 is '1' Page 2 reads/writes will access external DRAM.

If bit A21 is '0'

Page 2 reads/writes will access some other external area (SRAM, ROM or peripherals) and nXMEMSEL will be the external Chip Select for this space.

D8-0 A21-13

Page 2 high order address bits. The address pins on A21-A13 will reflect the content of this register when SL11R access the address 0xA000-0xBFFF.

4.10.5 DRAM Control Register (0xC038: R/W)

A multiplexed address port and 16 bit data port has been provided to interface to an external 256Kx16 or a 1Megx16 EDO DRAM. The port provides nRAS, nCASL, nCASH, nDRAMWR and nDRAMOE control signals for data access and refresh cycles to the DRAM. So this register is designed to control the DRAM function.

D2	DT	DRAM Turbo, Enable when set = '1'. Uses 1 clock for CAS instead of 2.
D1	PE	DRAM Page Mode Enable when set = '1'.
D0	RE	DRAM Refresh Enable when set = '1'.

Note:

- Most of EDO and Page mode DRAM can be used as long as CAS signal is issued prior to RAS signal.
- Page mode access allows multiple CAS addresses to be issued within 1 Row address. The Page really corresponds to the Row. Once the Row address has been accessed, any accesses to that Page can be made without issuing the Row address again. Only the Column address is necessary. This allows for faster read and write accesses to the same page.

Date: 07/14/98

Revision: 1.20

4.10.6 Memory Map

The total memory space allocated by the SL11R is 64K-byte. Program, data, and I/O space are contained within 64K-byte address space. The program code or data can be stored in either external RAM, or external ROM.

The SL11R allows extended data (video) to be stored on an external EDO DRAM. The entire (video image) data can be DMA directly to DRAM without software intervention. The total of DMA size can be up-to 2M-byte addressing space. The SL11R processor can access DRAM data via address space, from **0x8000** to **0xBFFF**.

The SL11R Controller provides a 16 bit Memory interface that can support a wide variety of external DRAM, RAM and ROM devices. The SL11R Controller memory space is byte addressable and is divided as follows:

FUNCTION	ADDRESS
Internal RAM	0x0000 - 0x0BFF
External RAM	0x0C00 − 0x7FFF ♣
Extended Page 1/DRAM	0x8000 – 0x9FFF
Extended Page 2/DRAM	0xA000 - 0xBFFF
Memory Mapped Registers	0xC000 - 0xC0FF
External ROM	0xC100 − 0xE7FF * *
Internal ROM	0xE800 - 0xFFFF

Table 5 Memory Map

Each External memory space can be 8 or 16 bits wide, and can be programmed to have up to 7 wait-states.

Note:

♣ The External RAM address from 0x0000 to 0x0C00 will not be accessible from the SL11R processor. This is an overlay memory space between internal RAM and external RAM. The actual total size of the external RAM will be (0x8000-0x0C00), which is 29K-byte. The signal name nXRAMSEL on SL11R-pin56 will be active when the CPU access address from 0x0C00 to 0x7FFF.

Unused Overlay
Memory Space
0x0000 to 0x0C00

Actual External
RAM

0x0C00 to 0x7FFF
SRAM (16Kx16)
or
SRAM (32Kx8)

**When the bit 12 (ROM Merge Bit) of the Extended Memory Controller Register at address 0xC03A is equal to zero, then the External ROM address space will be mapped from 0xC100 to 0xE7FF. The address from 0x8000 to 0xC100 and the address from 0xE800 to 0xFFFF are the overlay memory spaces. The actual total size of the external ROM will be (0xE800-0xC100), which is 9.75K-byte. The signal name nXROMSEL on SL11R-pin57 will be active when the CPU accesses the address from 0xC100 to 0xE7FF. The signal name nXMEMSEL on SL11R-pin58 will be active when the CPU accesses the address from 0x8000 to 0xBFFF. When the bit 12 (ROM Merge Bit) of the Extended Memory Controller Register at address 0xC03A is equal one, then the External ROM address space will be mapped into the

multiple windows, which are: 0x 0x8000 to 0xBFFF and 0xC100 to 0xE7FF. The address from 0xC000 to 0xC100 and the address from 0xE800 to 0xFFFF are the overlay memory spaces. The actual total size of the external ROM will be (0xC000-0x8000) and (0xE800-0xC100), which is 16K-byte + 9.75K-byte equal to 25.75K.

Bit 12 (ROM Merge) of the Extended Memory Controller Register = 0

Bit 12 (ROM Merge) of the Extended Memory Controller Register = 1

Unused Overlay Memory Space 0x8000 to 0x9FFF

Unused Overlay Memory Space 0xA000 to 0xBFFF

Unused Overlay Memory Space 0xC000 to 0xC0FF

Actual External ROM 0xC100 to 0xE7FF ROM (16Kx16) or ROM (32Kx8) Actual External ROM 0x8000 to 0xBFFF

Unused Overlay Memory Space 0xC000 to 0xC0FF

Actual External ROM 0xC100 to 0xE7FF ROM (16Kx16) or ROM (32Kx8)

Date: 07/14/98

Revision: 1.20

4.11 General Timers and Watch Dog Timer

The SL11R Controller has two built in programmable timers that can provide an interrupt to the SL11R Engine. The timers decrement on every microsecond clock tick. Interrupt occurs on timer reaching zero.

4.11.1 Timer 0 Count Register (0xC010: R/W)

The SL11R BIOS uses the timer 0 for time-outs function and the power down mode. At the end of the power up, the SL11R BIOS disable the timer 0 interrupt. If the user wishes to use the timer 0 for power down function, see the [Ref. 1] **SL11R_BIOS** for more information.

T15 $T14$ $T12$ $T13$ $T11$ $T10$ $T0$ $T0$ $T7$ $T6$ $T6$ $T4$ $T2$ $T3$ $T1$	20 212 211 210 27 B0 B1 B0 B2 B1	010 D9 D8 D7 D6 D5 D4 D	
115 114 115 112 111 110 19 18 17 10 15 14 15 12 11	13 T12 T11 T10 T9 T8 T7 T6 T5 T4	T10 T9 T8 T7 T6 T5 T4 T	T2 T1 T0

D15-0 Timer Count value.

4.11.2 Timer 1 Count Register (0xC012: R/W)

The SL11R provides timer 1 for user application. The SL11R BIOS does not use this timer.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
T15	T14	T13	T12	T11	T10	T9	T8	T7	T6	T5	T4	T3	T2	T1	T0
113	111	113	112	111	110	17	10	1,	10	13	1.	13	12	1 1	10

D15-0 Timer Count value

4.11.3 Watchdog Timer Count & Control Register (0xC00C: R/W)

The SL11R provides Watchdog timer to monitor certain activities. The Watchdog timer can also interrupt the SL11R processor. The default value of this register is set to all zero.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	WT	TO1	TO0	ENB	EP	RC
	Г	WT			Watchdog Time-out occurred.										
	D4-3				-0		Time-out Count: 00 01 millise 01 04 millise 10 16 millise 11 64 millise						secon secon	ds ds	
	D2						Enable Permanent WD timer. If set ='1' WD timer is always enabled. Cleared only on Reset.								
	Б	ENE	3) Tim	er ope	ration v	when ='	1'.				
	D0						Reset Count. When set $=$ '1'.								

Notes:

- Must send a Reset Count (RC), before time-out occurs to avoid Watchdog going off.
- The Watchdog Timer overflow causes an internal processor reset. The Processor can read the WT bit after exiting reset to determine if the WT bit is set. If it is set, a watch dog timeout occurred.

Date: 07/14/98

Revision: 1.20

Page: 35

• The WT value will be cleared on the next external reset.

Revision: 1.20

Page: 36

4.12 Special GPIO function for Suspend, Resume and Low Power modes

The SL11R CPU supports suspend, resume and set the CPU running at low power mode. The SL11R BIOS assigns GPIO18 for the USB DATA+ line pull-up (This pin can simulate the USB cable remove or insert while the USB power is still applied to the board) and the GPIO20 for controlling power off function. The GPIO20 can be used for device low power mode, it will turn of or disable external powers to the peripheral in suspend mode. Once USB power is resumed, the external power can be enabled again to the peripheral. The SL11R BIOS will execute the pull up interrupt upon the power-up. To use this feature, the GPIO18 pin must be connected to the DATA+ line of the USB connector (see Figure below). For more information about these function, see the [Ref. 1] **SL11R BIOS**.

Figure 5 Special GPIO pull up connection example

4.13 Programmable Pulse/PWM Interface

The SL11R Controller supports four Programmable Digital Pulse output channels. These channels can also be used for Pulse Width Modulation (PWM) operation. Operation is directed by the PWM Control Register, Maximum Count Register, and individual Start and Stop Counter Registers which are provided for each of the four output channels.

To set up for PWM operation, the Maximum Count Register is set to the desired maximum count value. Then the start and stop value for each channel is also written with the required values. The start and stop values are chosen to achieve the desired pulse widths each cycle between the counter start and the 10-bit Maximum Count Register value. When the channels are not enabled in the Control Register, the associated I/O pins revert to GPIO use.




Figure 6 PWM Block Diagram

Note: The **RCLK** is the resulting clock (see the Speed Control Register (0xC006: R/W))

4.13.1 PWM Control Register (0xC0E6: R/W)

D1	5 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ST	0	0	0	SC2	SC1	SC0	OS	P3	P2	P1	P0	EN3	EN2	EN1	EN0

D15 Start Bit. Set to '1' to begin operation. '0' stops operation

D14-12 Reserved always '0' 's.

D11-9 SC2-0 Prescaler value selection

SC2-0	FREQ.
000	48.00M Hz
001	24.00M Hz
010	06.00M Hz
011	01.50M Hz
100	375K Hz
101	93.80K Hz
110	23.40K Hz
111	05.90K Hz

D8 OS

Enable One Shot Mode for PWM channels. One Shot mode will allow the number of counter cycles set in the PWM cycle count register to run and then it will stop.

The default is continuous repeat.

D7-D4 P3-0

Individual Polarity bits for channels 3 - 0. '1' is active high or rising

Date: 07/14/98

Revision: 1.20

Page: 37

edge pulse.

D3-D0 EN3-0 Individual Enable bits for channels 3 - 0. '1' enables.

Note:

- If not enabled, i.e., if set = '0', the pins are GPIO. To force the outputs to "0" or "1".
- If start register = stop register, then output stays "0".
- If stop register > max count register, then output stays "1".

4.13.2 PWM Maximum Count Register (0xC0E8: R/W)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

D15-10 Reserved always '0' 's.

D9-0 C9-C0 Maximum Count Value.

4.13.3 PWM Channel 0 Start Register (0xC0EA: R/W)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	S 9	S 8	S 7	S6	S5	S4	S 3	S2	S 1	S0

D15-10 Reserved always '0' 's.

D9-0 S9-S0 Start Count for PWM Channel 0.

4.13.4 PWM Channel 0 Stop Register (0xC0EC: R/W)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	S 9	S 8	S7	S6	S5	S4	S3	S2	S 1	S 0

D15-10 Reserved always '0' 's.

D9-0 S9-S0 Stop Count for PWM Channel 0.

4.13.5 PWM Channel 1 Start Register (0xC0EE: R/W)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	S 9	S8	S7	S6	S5	S4	S 3	S2	S1	S0

D15-10 Reserved always '0' 's.

D9-0 S9-S0 Start Count for PWM Channel 1.

4.13.6 PWM Channel 1 Stop Register (0xC0F0: R/W)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

D15-10 Reserved always '0' 's.

D9-0 S9-S0 Stop Count for PWM Channel 1.

4.13.7 PWM Channel 2 Start Register (0xC0F2: R/W)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	S 9	S 8	S 7	S6	S5	S4	S 3	S2	S 1	S0

D15-10 Reserved always '0' 's.

D9-0 S9-S0 Start Count for PWM Channel 2.

Page: 38

4.13.8 PWM Channel 2 Stop Register (0xC0F4: R/W)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	S 9	S 8	S7	S6	S5	S4	S3	S2	S1	S0

D15-10 Reserved always '0' 's.

D9-0 S9-S0 Stop Count for PWM Channel 2.

4.13.9 PWM Channel 3 Start Register (0xC0F6: R/W)

		D13													
0	0	0	0	0	0	S 9	S 8	S 7	S 6	S5	S4	S 3	S2	S 1	S 0

D15-10 Reserved always '0' 's.

D9-0 S9-S0 Start Count for PWM Channel 3.

4.13.10 PWM Channel 3 Stop Register (0xC0F8: R/W)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	S 9	S 8	S 7	S6	S5	S4	S 3	S2	S 1	S0
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						vays '	0' 's.							
	D15-10 Reserved D9-0 S9-S0						op Co	unt fo	r PW	M Ch	annel	3.			

4.13.11 PWM Cycle Count Register (0xC0FA: R/W)

	D14														
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

D15-0 C15-0

Number of cycles to run in one shot mode (0-64K) The OS bit in the PWM Control Register must be set.

Date: 07/14/98

Revision: 1.20

Page: 39

Note:

Number of OS Cycles to run = C+1. Example for 1 Cycle, set C=2

4.14 Fast DMA Mode

This mode is currently used by the SL08 and SL16 modes. In SL08 mode, the DMA data path will be 8, which corresponded to SD7-SD0. In the SL16 mode, the DMA data path can be configured either 8 or 16.

4.14.1 DMA Control Register (0xC02A: R/W)

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	TSZ	DIR	DMA

External device data of S15-SD0/SD7-SD0 is automatically written into the RAM of the SL11R, under fast DMA control. The DMA must be enabled in the DMA Control and Address register.

D2 TSZ Transfer Size. 8 bit when set = '1', 16-bit when set = '0'

D1 DIR

DMA Direction. When set = '0' *Peripheral to Memory*. When set = '1'

Memory to Peripheral.

DMA DMA Enabled when set = '1'. Bit clears to '0' when DMA is done.

Note for SL08 mode:

Set Transfer Size to 16 bits for the SL08 mode.

Set DMA Direction for *Peripheral to Memory* for SL08 mode.

4.14.2 Low DMA Start Address Register (0xC02C: R/W)

This register contains the starting SL11R memory address of the low order word.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

D15-0 A15-A0 Low 16 Bits of DMA address.

4.14.3 High DMA Start Address Register (0xC02E: R/W)

This register contains the starting SL11R memory address of the high order word.

D7	D6	D5	D4	D3	D2	D1	D 0
0	0	A21	A20	A19	A18	A17	A16

D5-D0 A21-A16 High Address bits for DMA start address.

Note:

A21 = 1 the starting memory address will be in the DRAM. The A21 bit must be matched on the High DMA Stop Address register, when select the DMA to or from DRAM.

Date: 07/14/98

Revision: 1.20

Page: 40

4.14.4 Low DMA Stop Address Register (0xC030: R/W)

This register contains the stopping SL11R memory address of the low order word. This is the last DMA address in memory. DMA will stop when this address is reached. If the **FDMA** bit in the Interrupt Enable Register (0xC00E: R/W) is enabled, an interrupt will be generated when this address is reached.

		D13													
A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

D15-0

A15-A0 Low 16 Bits of the stopping DMA address

4.14.5 High DMA Stop Address Register (0xC032: R/W)

This register contains the stopping SL11R memory address of the high order word. This is the last DMA address in memory. DMA will stop when this address is reached.

	D7	D6	D5	D4	D3	D2	D1	D0
ĺ	0	0	A21	A20	A19	A18	A17	A16

D5-D0

A21-A16

High Address bits for DMA stop address.

Date: 07/14/98

Revision: 1.20

Page: 41

Note:

A21 = 1 the stopping memory address will be in the DRAM. The A21 bit must be matched on the High DMA Start Address register, when select the DMA to or from DRAM.

5. SL11R INTERFACE MODES

The SL11R has four modes. They are General Purpose IO mode (SL11P2USB), Fast EPP mode (SLEPP2USB), 8-bit DMA mode (SL08), and 16/8 DMA, Mailbox Protocol ports mode (SL16). These modes are shared and can be configured under software control.

Note: The UART and I2C IO pins are fixed in all SL11R Interface modes.

5.1 SL11P2USB or General Purpose IO mode (GPIO)

On the SL11P2USB mode, the SL11R has up to 32 general purpose IO signals are available. However there are 4 pins, which are used by the UART and the I2C that can not be used as the GPIO pins. A typical application for this GPIO is the SL11P2USB (i.e. Parallel Port to USB). The SL11R executes at 48MHz, which is fast enough to generate any Parallel Port timing. The SL11R also include a special mode for the EPP timing designed for special device that has no delay on the EPP mode. On any other available General purpose programmable I/O pins can be programmed for peripheral control and or status etc.

When the SL11R interface is in the SL11P2USB mode, A number of General Purpose Digital I/O (GPIO) pins are supported by the SL11R Controller. Some of these pins can be assigned to special functions. However, when not configured as special functions, the pins can be used as GPIO. The special functions for example PWM Output will override the GPIO function.

The following registers are used for all pins configured as GPIO. The outputs are enabled in the I/O Control registers. Note that the output Data can be read back in the Output Data Register even though the outputs are not enabled.

Note: *The Fast DMA and PWM Interface will not be supported in this mode.*

5.1.1 I/O Control Register 0 (0xC022: R/W)

This register controls the input/output direction of the GPIO data pins from GPIO15 to GPIO0. When any bit of this register set to one, that corresponding GPIO data pin becomes an output pin. When any bit of this register set to zero, that corresponding GPIO data pin becomes an input pin.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0

D15-0

E15-0

Enable individual outputs, GPIO 15-0. Logic '1' enables.

5.1.2 I/O Control Register 1 (0xC028: R/W)

This register controls the input/output direction of the GPIO data pins from GPIO31 to GPIO16. When any bit of this register set to one, that corresponding GPIO data pin becomes an output pin. When any bit of this register set to zero, that corresponding GPIO data pin becomes an input pin.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16

D15-0

E31-16

Enable individual outputs, GPIO 31-16. Logic '1' enables.

Date: 07/14/98

Revision: 1.20

Page: 42

Revision: 1.20

Page: 43

5.1.3 Output Data Register 0 (0xC01E: R/W)

This register controls the output data of the GPIO data pins from GPIO15 to GPIO0.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
O15	O14	O13	O12	O11	O10	O9	O8	O7	06	O5	O4	O3	O2	01	00
												ı		ı	

D15-0 Output Pin Data

5.1.4 Output Data Register 1 (0xC024: R/W)

This register controls the output data of the GPIO data pins from GPIO31 to GPIO16.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
O15	O14	O13	O12	O11	O10	O9	08	O7	O6	O5	O4	O3	O2	O1	00
013	OII	013	012	011	010	0)	00	07	00	03	0.	03	02	O1	00

D15-0 O31-16 Output Pin Data

5.1.5 Input Data Register 0 (0xC020: R/W)

This register controls the input data of the GPIO data pins from GPIO15 to GPIO0.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
I15	I14	I13	I12	I11	I10	I9	I8	I7	I6	I5	I 4	I3	I2	I1	10
D15-0		I1:	5-0		Input	Pin d	ata								

5.1.6 Input Data Register 1 (0xC026: R/W)

This register controls the input data of the GPIO data pins from GPIO31 to GPIO16.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
I31	I30	I29	I28	I27	I26	I25	I24	I23	I22	I21	I20	I19	I18	I17	I16
D15-	-0	I.	31-16		Inpu	ıt Pin	data								




Figure 7 SL11P2USB or GPIO mode Block Diagram

Revision: 1.20

Page: 44

5.2 SL16 or 16/8-bit DMA Mode

This SL16 Mode includes the **Mailbox Protocol** and **DMA Protocol**. The **Mailbox Protocol** allows asynchronous exchange of data between external Processor (i.e. DSP or Microprocessors) and SL11R, via SD15-SD0 (GPIO15-0) bi-directional data port. The DMA Protocol allows the large data can be transferred from or to SL11R memory devices via the 8/16 DMA port.

The SL11R has four built-in PWM outputs channels available under SL16-DMA mode. Each channel provides programmable timing generator sequence which can be used to interface to various line CCD, CIS, CMOS image sensors or can be used for other type of applications (see Programmable Pulse/PWM Interface for more detail of controlling these PWM functions).

Note:

 Any other unused IO pins can be used as the GPIO pins under control of the SL11P2USB or General Purpose IO mode (GPIO).




Figure 8 SL16 Mode Block Diagram

Revision: 1.20

Page: 45

5.2.1 Mailbox Protocol

The physical interface for the Mailbox is shared with the DMA data path on the SD15-SD0 bus. When accessing the Mailbox (INBUFF & OUTBUFF), the ADDR pin should be driven high. The ADDR pin should be driven low when accesses the Mailbox (STATUS). The external processor and SL11R can both access to the INBUFF, OUTBUFF & STATUS Mailbox. The SL11R includes two interrupt vectors for this Mailbox Protocol. Whenever the external Processor accesses the Mailbox, the associated interrupt will be generated.

Note:

- To enable the Mailbox interrupt, the bit MBX in the Register 0xC00E must be enabled.
- The external processor can not access the Mailbox during the DMA in progress.

5.2.2 INBUFF Data Register (0xC0C4: R/W)

The external processor will write to this register with the ADDR signal set to one and the SL11R will read this register after receiving the interrupt (if the MBX interrupt is enabled in the Register 0xC00E).

D15															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D15-0 Data from input Mailbox

5.2.3 OUTBUFF Data Register (0xC0C4: R/W)

The SL11R will write to this register and the external processor will read from this register with the ADDR signal set to one. The SL11R will receive an interrupt after the external processor finished reading (if the MBX interrupt is enabled in the Register 0xC00E).

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D15-0 Data for Output Mailbox

5.2.4 STATUS Register (0xC0C2: Read Only)

The external processor can read the STATUS of the OUTBUFF and INBUFF Status bits from this output buffer. The external ADDR pin should be driven to low when reading this STATUS register.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	IF	OF
	D1		I	F		IN	BUFI	F Full							

OUTBUFF Full

Note:

D0

The SL11R also can access this register.

OF

Revision: 1.20

Page: 46

5.2.5 DMA Protocol

The physical interface for the DMA is shared with the Mailbox protocol on the SD15-SD0 bus. If the DREQ (DMA Request Enable) bit is set, the SL11R is ready to DMA to or from the external device (scanner, printer, camera, modem or etc.) by asserting the DREQ signal when data is requested or ready to send. When the external device is ready to send Data it inserts **nWRITE** signal, Data must be available at this point, or if external device is ready to accept data it inserts the **nREAD** signal. If the **FDMA** bit in the Register 0xC00E is enabled, the interrupt will be generated after the DMA transfer done.

Note:

To enable the Fast DMA done interrupt, the bit FDMA in the Register 0xC00E must be enabled.

This mode can be used to move large amount of data to from to variety of Peripherals such as, Scanner, Printer, Cable Modem, External Storage device, and others. For example for a DVC, video data from the camera can be moved via DMA to internal memory buffer for it to be transferred to the USB host. At the same time, this data can be setup to transfer to the host via the USB DMA engine (i.e. no SL11R Processor is involved, since USB has its own DMA engine).

User also can set either 8 bits or 16 bits transfers and the direction, Peripheral to internal memory or SL11R to Peripheral. The DMA Start Address Registers contain the starting of DMA data location to be written into the SL11R memory. The DMA Stop Address Registers contain the stopping DMA address in the SL11R memory. DMA operation will stop when it reaches to the DMA Stop Address registers and if the **FDMA** bit in the Register 0xC00E is enabled, an interrupt will be issued to indicate DMA operation is done. For more information of controlling the DMA operation, see Fast DMA Mode section for more in details.

5.2.6 DMA Control Register (0xC0C0: R/W)

Before setting this register, the Low DMA Start Address (0xC02C), High DMA Start Address (0xC02E), the Low DMA Stop Address (0xC030) and the High DMA Stop Address (0xC032) must be setup.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	0	0	0	0	0	0	0	0	DREQ	EH	EL	
	D2	D	REQ		from	the ex	kterna	l devi		anner	or pri	nter)	ne SL11R by assert d.			
	D1	El	Н		High	Byte	Enabl	le								
	D0	EI	L		Low	Byte	Enabl	e								

Date: 07/14/98

Revision: 1.20

Page: 47

5.3 SLEPP2USB or Fast EPP Mode

This interface is designed to interface with special optimized high-speed EPP interface. The SL11R processor has direct access to the EPP control port.

The EPP function has four transfer modes: Data Write, Data Read, Address Write and Address Read. Separate strobe signals; **nDTSRB**, **nASTRB** and **nWRITE** are generated by the SL11R for data or address operations respectively

Note:

- The Fast DMA and PWM Interface will not be supported in this mode.
- Any other unused IO pins can be used as the GPIO pins under control of the SL11P2USB or General Purpose IO mode (GPIO).

5.3.1 EPP Data Register (0xC040: R/W)

Writing to this register results in the generation of a pulse on the **nDTSRB** output pin, setting the **nWRITE** output pin low, and the register data being driven out on the SD7-SD0 Data bus.

Reading from this register results in the generation of a pulse on the **nDTSRB** output pin, setting the **nWRITE** output pin high, and the register data being driven in from the SD7-SD0 Data bus.

D7	D6	D5	D4	D3	D2	D1	D0
SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0

D7-D0

SD7-SD0

EPP data

5.3.2 EPP Address Register (0xC044: R/W)

Writing to this register results in the generation of a pulse on the **nASTRB** output pin, setting the **nWRITE** output pin low, and the register data being driven out on the SD7-SD0 Data bus.

Reading from this register results in the generation of a pulse on the **nASTRB** output pin, setting the **nWRITE** output pin high, and the register data being driven in from the SD7-SD0 Data bus.

ı	D7	D6	D5	D4	D3	D2	D1	D 0
	A7	A6	A5	A4	A3	A2	A1	A0

D7-D0 A7-A0 Device and register address value from the SD7-SD0 Data Bus.

5.3.3 EPP Address Buffer Read Register (0xC046: Read Only)

Reading this register returns existing data from Read Buffer to the I/O processor. The **nASTRB** will not be asserted

D7	D6	D5	D4	D3	D2	D1	D 0
A7	A6	A5	A4	A3	A2	A1	A0

D7-D0

A7-A0

Read Data

5.3.4 EPP Data Buffer Read Register (0xC042: Read Only)

Reading this register returns existing data from Read Buffer to the I/O processor. The nDTSRB will not be asserted

D7	D6	D5	D4	D3	D2	D1	D0
SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0

D7-D0

SD7-SD0

EPP data from the SD7-SD0 data bus.

5.3.5 EPP Status Data Register (0xC04E: R/W)

This register is used to read the actual status signal from GPIO9-8. When writing to this register, the P9 will be accordingly changed. The GPIO9-8 will have no effect on writing.

	D7	D6	D5	D4	D3	D2	D1	D 0
	P9 (GPIO21)	0	0	0	0	0	INTR	WAIT
•	D1		INTR	from the	GPIO8			

DI INTR from the GPIO8

D0 WAIT line from GPIO9.

D7 P9

Set to logic '1' or '0' for the GPIO21 when writing to this register

Date: 07/14/98

Revision: 1.20

Page: 48

5.3.6 EPP P_REG Register (0xC050: R/W)

The SL11R has a set of 5 Pins labeled P1-P5 which are general purpose output pins, the functionality of each bit is selected in the respective Control Register. The SL11R 16-bit processor has access to these pins through a read write, which defined in the P_REG register. The bit assignments are noted in the following table.

D7	D6	D5	D4	D3	D2	D1	D 0
P8 (GPIO15)	P7 (GPIO14)	P6 (!GPIO13)	P5 (GPIO20)	P4 (GPIO19)	P3 (GPIO18)	P2 (GPIO17)	P1 (GPIO16)

D7-D0

P8-P1

Set to logic '1' or '0' for corresponding P output pin

Note:

A write to this register causes the SL11R to write this out the corresponding GPIO pins (Except P6). The output value of the P6 will be invert of the input.

5.4 SL08 or DVC 8-bit DMA Mode

This SL08 mode is designed to interface with Chinon CCD cameras. Camera control and setup is performed through the serial control bus. The SL11R 16-bit processor has direct access to the control port and the camera operation is dependent on commands passed from the USB Host to the SL11R. Raw video data from the CCD Camera is input to the SL11R on the 8-bit video data bus (SD7-SD0) using a combination of clock, control signals and 8-bit DMA.

Raw video data from the Chinon Camera is input to the SL11R on the 8-bit video data bus (SD7-SD0) using a combination of clock and control signals. The signals include a clock (MCK0), Field Index (FI), Sync and blanking signals (SYNC, PBLK), and Drive signals (VD and HD). The DMA Engine will be used to transfer the image from the 8-bit bus (SD7-SD0) to external DRAM port. The software will use the Fast DMA configuration registers.

Note:

• The PWM Interface will not be supported in this mode.

D5

• Any other unused IO pins can be used as the GPIO pins under control of the SL11P2USB or General Purpose IO mode (GPIO).

5.4.1 Video Status Register (0xC06E: Read Only)

The Chinon camera sends an 8 bit data bus with a number of control signals. The SL11R will use the following control signals to acquire the video data:

MCK0	From Camera	Pixel Clock = 9.534965 MHz
FI	From Camera	Field Index. Contains 1 Vertical sweep + Blank
VD	From Camera	Active During Vertical Sweep.
PBLK	From Camera	Active during Horizontal sweep.
SD7-SD0	From Camera	CCD Video data.
N RST	To Camera	Active Low Reset

The first 8 bytes of Data will be discarded from the video stream starting at the assertion of each PBLK. After PBLK is de-asserted, 7 more bytes of data will be taken. The Video Control and Status Register allows the acquisition of video images and provides power and reset controls for the camera.

D4

0	0	0	VRST	P-CONT	0	F	SC
D7-5		Reserved	Alv	vays = '0'			
D4		VRST	Vid	leo Reset. '0'	Resets Cam	era (See Note	e).
D3		P-CONT	Wh	en set = '1' po	owers up can	nera.	
D2		Reserved	Alv	ways = '0'.			
D1		F		en set = '1' ca ture even fiel	•	hen odd field	l else when '0'
D0		SC	Star	rt Capture WI	nen set = '1',	clears to '0' v	when done.

D3

D2

Date: 07/14/98

Revision: 1.20

Page: 49

Note:

After P-CONT is set high to provide camera power, the Video Reset must be held low a minimum of 100 milliseconds.

5.4.2 Camera Serial Interface Registers

The Serial Interface port of the SL11R is used to pass control information to the camera and to communicate with serial EPROM1, and EPROM2 (EPROM 1 is used to store camera default data). The Serial Port Control Register determines if the next operation will be a write cycle to the camera or the EEPROM, or if the operation will be a read cycle of the EPROM. When an EPROM or camera cycle is required the device must be selected in the Control Register, and an EEPROM address location must be written to the Serial Interface Address Register. When a Read Cycle is selected, writing the Busy Bit begins the cycle, and when completed, the valid returned data can be read in the Serial Interface Data Read Register.

The SL11R has a dedicated serial bus to support the camera and EPROM. On power up, an SL11R signal, AEEP, is driven high, (AEEP connects to the Camera DSP device), the SL11R Camera serial bus is tri-stated, which allows the Camera DSP to read the camera default data directly from the EEPROM. (During this time the DSP drives the Serial Clock to the EEPROM and the CCS select line to the SL11R, EEP1 is driven high from the SL11R). After a timed interval, the AEEP line is driven low and the SL11R can now communicate to the camera via the Camera Serial Port.

5.4.3 Serial Interface Control & Status Register (0xC068: R/W)

	0	0	0	0	0	M1	M0	Busy
D7-3 D2-D1		erved -M0	0 Mod	de Setting	10 = 01 =	= AEEP N = EPRON = EPRON = DSP PF	1/2	OR

D7 | D6 | D5 | D4 | D3 | D2 | D1 |

D0 Busy

When Set = '1', initiates a cycle to selected target. Cleared to '0' when the cycle has completed. No new cycles are allowed until Busy bit = '0'.

5.4.4 Serial Interface Address Register (0xC06A: Write Only)

D8	D7	D6	D5	D4	D3	D2	D1	D0	
P2	P1	P0	A5	A4	A3	A2	A1	A0	
D8-6		P2	2- P0	Command: $101 = \text{Write}$, $110 = \text{rea}$					
D5-0		A	5-A0	EEPRC	M or C	Camera	Registe	r addre	

5.4.5 Serial Interface Data Write Register (0xC06C: Write Only)

Data to be transmitted. Setting Busy bit in the Control Status Register initiates transmission.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
T15	T14	T13	T12	T11	T10	T9	T8	T7	T6	T5	T4	T3	T2	T1	T0

D15-0

T15-0 Data to be transmitted.

©1996 - 1999 ScanLogic Corporation. All rights reserved. SL11R is a trademark of ScanLogic Corporation. The information and specifications contained in this document are subject to change without notice.

Date: 07/14/98 **Revision: 1.20**

Page: 50

Date: 07/14/98

Revision: 1.20

Page: 51

5.4.6 Serial Interface Data Read Register (0xC06C: Read Only)

Read cycle data from the selected device in Control Status Register, and address specified in the Address Register. Data is valid after a Read Cycle has been initiated by setting the Busy bit in the Status Register, data is valid after Busy bit clears to '0'.

D1	5 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D 0
R1	5 R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0

D15-0 R15-0 Read Data from the SD7-SD0 Data Bus.

Revision: 1.20

Page: 52

6. PHYSICAL CONNECTION

6.1 SL11P2USB, SL16, SLEPP2USB and SL08 Package Type

The SL11P2USB, SL16, SLEPP2USB and SL98 Package type are 100 PQFP.

6.2 SL11P2USB & SL16 Pin Assignment and Description

Pin Name	Pin	SL11P2USB	Pin	SL11P2USB & SL16 Pin Chip Revision 1.1
	No	GPIO pins	Туре	
VDD	1	•	Power	+3.3 VDC Supply
D0	2		Bidir	External Memory Data Bus, Data0
D1	3		Bidir	External Memory Data Bus, Data1
D2	4		Bidir	External Memory Data Bus, Data2
D3	5		Bidir	External Memory Data Bus, Data3
D4	6		Bidir	External Memory Data Bus, Data4
D5	7		Bidir	External Memory Data Bus, Data5
D6	8		Bidir	External Memory Data Bus, Data6
D7	9		Bidir	External Memory Data Bus, Data7
D8	10		Bidir	External Memory Data Bus, Data8
D9	11		Bidir	External Memory Data Bus, Data9
D10	12		Bidir	External Memory Data Bus, Data10
D11	13		Bidir	External Memory Data Bus, Data11
GND	14		GND	Digital ground.
X1	15		Input	External 48 MHz Crystal or Clock Input.
X2	16		Output	External crystal output. No connection when X1 is used for clock input
VDD	17		Power	+3.3 VDC Supply
D12	18		Bidir	External Memory Data Bus, Data12
D13	19		Bidir	External Memory Data Bus, Data13
D14	20		Bidir	External Memory Data Bus, Data14
D15	21		Bidir	External Memory Data Bus, Data15
A20	22		Output	External Memory Address Bus, A20
A19	23		Output	External Memory Address Bus, A19
A18	24		Output	External Memory Address Bus, A18
A17	25		Output	External Memory Address Bus, A17
A16	26		Output	External Memory Address Bus, A16
A15	27		Output	External Memory Address Bus, A15
A14	28		Output	External Memory Address Bus, A14
A13	29		Output	External Memory Address Bus, A13
A12	30		Output	External Memory Address Bus, A12
A11	31		Output	External Memory Address Bus, A11
A10	32		Output	External Memory Address Bus, A10
A9	33		Output	External Memory Address Bus, A9
A8	34		Output	External Memory Address Bus, A8
A7	35		Output	External Memory Address Bus, A7
A6	36		Output	External Memory Address Bus, A6
A5	37		Output	External Memory Address Bus, A5
A4	38		Output	External Memory Address Bus, A4
A3	39		Output	External Memory Address Bus, A3
GND	40		GND	Digital ground.
A2	41		Output	External Memory Address Bus, A2

Date: 07/14/98

Revision: 1.20

Page: 53

			1	
A1	42		Output	External Memory Address Bus, A1
A0	43		Output	External Memory Address Bus, A0
TEST	44		Input	No Connection, MFG test only
nWRL	45		Output	Active low, write to lower bank of External SRAM
nWRH	46		Output	Active low, Write to upper bank of External SRAM
nRD	47		Output	Active low, Read from External SRAM or ROM
nRESET	48		Input	Master Reset. SL11R Device active low reset input.
nRAS	49		Output	Active low, DRAM Row Address Select
VDD	50		Power	+3.3 VDC Supply
VDD	51		Power	+3.3 VDC Supply
nCASL	52		Output	Active low, DRAM Column Low Address Select
nCASH	53		Output	Active low, DRAM Column High Address Select
nDRAMOE	54		Output	Active low, DRAM Output Enable
nDRAMWR	55		Output	Active low, DRAM Write
nXRAMSEL	56		Output	Active low, select external SRAM (16 bit)
nXROMSEL	57		Output	Active low, select external ROM
nXMEMSEL	58		Output	Active low, select external Memory bus, external SRAM, DRAM,
IIIXIVIENISEE	50		Output	ROM or any memory mapped device
X_PCLK	59		Bidir	See register 0xC006 for more information
SECLK	60	GPIO31	Bidir	SECLK, Serial Flash EEPROM clock, or GPIO31
SEDO	61	GPIO30	Bidir	SEDO, Serial flash EPROM Data, or GPIO30
SEDO	01	011030	Didii	This pin requires a 5K Ohm pull-up.
USB PU	62	GPIO29	Bidir	Turn on/off D+ Pull Up Resistor, or GPIO29
UART TXD	63	GPIO28	Output	UART Transmit Data (out), or GPIO28
GND	64	GF 1026	GND	Digital ground.
GND	65		GND	Digital ground. Digital ground.
	_	CDIO27		ŭ ŭ
UART_RXD	66	GPIO27	Input	UART Receive Data (in), or GPIO27
PWR_OFF	67	GPIO26	Bidir	This signal can be used for device low power mode, it will turn off or
				disable external powers to the peripheral in suspend mode. Once USB
IDO1 (in)	60	GPIO25	Bidir	power is resumed, external power can be enabled again
IRQ1 (in) PWM3, or	68	GPIO23 GPIO24	Bidir	GPIO25, or IRQ1 (in) interrupts the SL11R processor
· · · · · · · · · · · · · · · · · · ·	69	GPIO24	Bluir	IRQ0 (in) interrupts the SL11R processor or PWM.
IRQ0 (in)	70	CDIO22	D: 1:	See the PWM Control register setup for more information
PWM2	70	GPIO23	Bidir	Same as above or GPIO23
PWM1	71	GPIO22	Bidir	Same as above or GPIO22
PWM0	72	GPIO21	Bidir	Same as above or GPIO21
DREQ	73	GPIO20	Output	DMA Request Enable. DREQ indicates that SL11R is ready to accept
				or send data from/to an external device. DREQ along with nCS,
				nWRITE and nREAD bits are the DMA handshake signals for the main
ADDD	7.4	CDIO10	D: 1:	SDATA port, or GPIO20.
ADDR	74	GPIO19	Bidir	ADDR =1, Read/Write data from the INBUF/OUTBUFF, ADDR=0
TIDD.	7.5		ъ	read data from the STATUS register, or GPIO19
VDD	75 75	CDIO 10	Power	+3.3 VDC Supply
nCS	76	GPIO18	Bidir	CS (in) Active low, Selects the bi-directional SDATA Port, or GPIO18
nWRITE	77	GPIO17	Bidir	Active input low signal used to indicate write data transfers to the
				general bi-directional SD15-0 Data Port. Signal is driven high for read
DE : 5	=-	GDIO 1 1	D	transfers to the SL11R, or GPIO17
nREAD	78	GPIO16	Bidir	Active low input signal used to indicate read data transfers from the
			~	general bi-directional SD15-0 Data Port. Or GPIO16
GND	79		GND	Digital ground.
SD15	80	GPIO15	Bidir	Main bi-directional SDATA port bit 15, or GPIO15
SD14	81	GPIO14	Bidir	Main bi-directional SDATA port bit 14, or GPIO14
SD13	82	GPIO13	Bidir	Main bi-directional SDATA port bit 13, or GPIO13

Date: 07/14/98

Revision: 1.20

Page: 54

SD12	83	GPIO12	Bidir	Main bi-directional SDATA port bit 12, or GPIO12
SD11	84	GPIO11	Bidir	Main bi-directional SDATA port bit 11, or GPIO11
SD10	85	GPIO10	Bidir	Main bi-directional SDATA port bit 10, or GPIO10
SD9	86	GPIO9	Bidir	Main bi-directional SDATA port bit 9, or GPIO9
VDD1	87		Power	USB +3.3 VDC Supply.
DATA+	88		Bidir	USB Differential DATA Signal High Side.
DATA-	89		Bidir	USB Differential DATA Signal Low Side.
GND1	90		GND	USB Digital Ground.
SD8	91	GPIO8	Bidir	Main bi-directional SDATA port bit 8, or GPIO8
SD7	92	GPIO7	Bidir	Main bi-directional SDATA port bit 7, or GPIO7
SD6	93	GPIO6	Bidir	Main bi-directional SDATA port bit 6, or GPIO6
SD5	94	GPIO5	Bidir	Main bi-directional SDATA port bit 5, or GPIO5
SD4	95	GPIO4	Bidir	Main bi-directional SDATA port bit 4, or GPIO4
SD3	96	GPIO3	Bidir	Main bi-directional SDATA port bit 3, or GPIO3
SD2	97	GPIO2	Bidir	Main bi-directional SDATA port bit 2, or GPIO2
SD1	98	GPIO1	Bidir	Main bi-directional SDATA port bit 1, or GPIO1
SD0	99	GPIO0	Bidir	Main bi-directional SDATA port bit 0, or GPIO0
VDD	100		Power	+3.3 VDC Supply

6.3 SLEPP2USB Pin Assignment and Description

Pin Name	Pin	SL11P2USB	Pin	SL11P2USB & SLEPP2USB Pin Chip Revision 1.1
	No	GPIO pins	Type	
VDD	1		Power	+3.3 VDC Supply
D0	2		Bidir	External Memory Data Bus, Data0
D1	3		Bidir	External Memory Data Bus, Data1
D2	4		Bidir	External Memory Data Bus, Data2
D3	5		Bidir	External Memory Data Bus, Data3
D4	6		Bidir	External Memory Data Bus, Data4
D5	7		Bidir	External Memory Data Bus, Data5
D6	8		Bidir	External Memory Data Bus, Data6
D7	9		Bidir	External Memory Data Bus, Data7
D8	10		Bidir	External Memory Data Bus, Data8
D9	11		Bidir	External Memory Data Bus, Data9
D10	12		Bidir	External Memory Data Bus, Data10
D11	13		Bidir	External Memory Data Bus, Data11
GND	14		GND	Digital ground.
X1	15		Input	External 48 MHz Crystal or Clock Input.
X2	16		Output	External crystal output. No connection when X1 is used for clock input
VDD	17		Power	+3.3 VDC Supply
D12	18		Bidir	External Memory Data Bus, Data12
D13	19		Bidir	External Memory Data Bus, Data13
D14	20		Bidir	External Memory Data Bus, Data14
D15	21		Bidir	External Memory Data Bus, Data15
A20	22		Output	External Memory Address Bus, A20
A19	23		Output	External Memory Address Bus, A19
A18	24		Output	External Memory Address Bus, A18
A17	25		Output	External Memory Address Bus, A17
A16	26		Output	External Memory Address Bus, A16
A15	27		Output	
A14	28		Output	·
A13	29		Output	·

Date: 07/14/98

Revision: 1.20

Page: 55

			1 1	
A12	30		Output	External Memory Address Bus, A12
A11	31		Output	External Memory Address Bus, A11
A10	32		Output	External Memory Address Bus, A10
A9	33		Output	External Memory Address Bus, A9
A8	34		Output	External Memory Address Bus, A8
A7	35		Output	External Memory Address Bus, A7
A6	36		Output	External Memory Address Bus, A6
A5	37		Output	External Memory Address Bus, A5
A4	38		Output	External Memory Address Bus, A4
A3	39		Output	External Memory Address Bus, A3
GND	40		GND	Digital ground.
A2	41		Output	External Memory Address Bus, A2
A1	42		Output	External Memory Address Bus, A1
A0	43		Output	External Memory Address Bus, A0
TEST	44		Input	No Connection, MFG test only
nWRL	45		Output	Active low, write to lower bank of External SRAM
nWRH	46		Output	Active low, Write to upper bank of External SRAM
nRD	47		Output	Active low, Read from External SRAM or ROM
nRESET	48		Input	Master Reset. SL11R Device active low reset input.
nRAS	49		Output	Active low, DRAM Row Address Select
VDD	50		Power	+3.3 VDC Supply
VDD	51		Power	+3.3 VDC Supply
nCASL	52		Output	Active low, DRAM Column Low Address Select
nCASH	53		Output	Active low, DRAM Column High Address Select
nDRAMOE	54		Output	Active low, DRAM Output Enable
nDRAMWR	55		Output	Active low, DRAM Write
nXRAMSEL	56		Output	Active low, select external SRAM (16 bit)
nXROMSEL	57		Output	Active low, select external ROM
nXMEMSEL	58		Output	Active low, select external Memory bus, external SRAM, DRAM,
IIZWILIVISEL	30		Output	ROM or any memory mapped device
X_PCLK	59		Bidir	See register 0xC006 for more information
SECLK	60	GPIO31	Bidir	SECLK, Serial Flash EEPROM clock, or GPIO31
SEDO	61	GPIO30	Bidir	SEDO, Serial flash EPROM Data, or GPIO30
SLDO	01	GI 1030	Dian	This pin requires a 5K Ohm pull-up.
GPIO29	62	GPIO29	Bidir	GPIO29
UART_TXD	63	GPIO28	Output	UART Transmit Data (out), or GPIO28
GND	64	GI 1020	GND	Digital ground.
GND	65		GND	Digital ground.
UART_RXD	66	GPIO27	Input	UART Receive Data (in), or GPIO27
nENS	67	GPIO26	Output	Serial EPROM control signal
CLKS	68	GPIO25	Output	Serial EPROM Clock
nDTSRB	69	GPIO24	Output	EPP Data Strobe
nASTRB	70	GPIO23	Output	EPP Address Strobe
nWRITE	71	GPIO22	Output	EPP Write Strobe
P9	72	GPIO22		P Register
P5	73	GPIO21 GPIO20	Output	P Register or PWR_OFF
P3	74	GPIO20 GPIO19	Output	·
		GPIO19	Output	P Register
VDD D2	75	CDIO19	Power	+3.3 VDC Supply D Posistor or USB, DLL (USB, DATA + multure)
P3	76	GPIO18	Output	P Register or USB_PU (USB DATA+ pull up)
P2	77	GPIO16	Output	P Register
P1	78	GPIO16	Output	P Register
GND	79	CDIO15	GND	Digital ground.
P6	80	GPIO15	Output	P Register

Date: 07/14/98

Revision: 1.20

Page: 56

P7	81	GPIO14	Output	P Register
P8	82	GPIO13	Output	P Register
GPIO12	83	GPIO12	Bidir	GPIO12
DATAS	84	GPIO11	Bidir	DATA Strobe for Serial EPROM
VREQ	85	GPIO10	Input	TBD
WAIT	86	GPIO9	Bidir	EPP WAIT signal
VDD1	87		Power	USB +3.3 VDC Supply.
DATA+	88		Bidir	USB Differential DATA Signal High Side.
DATA-	89		Bidir	USB Differential DATA Signal Low Side.
GND1	90		GND	USB Digital Ground.
INTR	91	GPIO8	Input	EPP INTR pin
SD7	92	GPIO7	Bidir	EPP Data bit 7
SD6	93	GPIO6	Bidir	EPP Data bit 6
SD5	94	GPIO5	Bidir	EPP Data bit 5
SD4	95	GPIO4	Bidir	EPP Data bit 4
SD3	96	GPIO3	Bidir	EPP Data bit 3
SD2	97	GPIO2	Bidir	EPP Data bit 2
SD1	98	GPIO1	Bidir	EPP Data bit 1
SD0	99	GPIO0	Bidir	EPP Data bit 0
VDD	100		Power	+3.3 VDC Supply

6.4 SL08 Pin Assignment and Description

Pin Name	Pin	SL11P2USB	Pin	SL11P2USB & SL08 Pin Chip Revision 1.1
	No	GPIO pins	Type	•
VDD	1		Power	+3.3 VDC Supply
D0	2		Bidir	External Memory Data Bus, Data0
D1	3		Bidir	External Memory Data Bus, Data1
D2	4		Bidir	External Memory Data Bus, Data2
D3	5		Bidir	External Memory Data Bus, Data3
D4	6		Bidir	External Memory Data Bus, Data4
D5	7		Bidir	External Memory Data Bus, Data5
D6	8		Bidir	External Memory Data Bus, Data6
D7	9		Bidir	External Memory Data Bus, Data7
D8	10		Bidir	External Memory Data Bus, Data8
D9	11		Bidir	External Memory Data Bus, Data9
D10	12		Bidir	External Memory Data Bus, Data10
D11	13		Bidir	External Memory Data Bus, Data11
GND	14		GND	Digital ground.
X1	15		Input	External 48 MHz Crystal or Clock Input.
X2	16		Output	External crystal output. No connection when X1 is used for clock input
VDD	17		Power	+3.3 VDC Supply
D12	18		Bidir	External Memory Data Bus, Data12
D13	19		Bidir	External Memory Data Bus, Data13
D14	20		Bidir	External Memory Data Bus, Data14
D15	21		Bidir	External Memory Data Bus, Data15
A20	22		Output	External Memory Address Bus, A20
A19	23		Output	External Memory Address Bus, A19
A18	24		Output	External Memory Address Bus, A18
A17	25		Output	External Memory Address Bus, A17
A16	26		Output	External Memory Address Bus, A16
A15	27		Output	External Memory Address Bus, A15
A14	28		Output	External Memory Address Bus, A14

Date: 07/14/98

Revision: 1.20

Page: 57

A13	29		Output	External Memory Address Bus, A13
A12	30		Output	External Memory Address Bus, A12
A11	31		Output	External Memory Address Bus, A11
A10	32		Output	External Memory Address Bus, A10
A9	33		Output	External Memory Address Bus, A9
A8	34		Output	External Memory Address Bus, A8
A7	35		Output	External Memory Address Bus, A7
A6	36		Output	External Memory Address Bus, A6
A5	37		Output	External Memory Address Bus, A5
A4	38		Output	External Memory Address Bus, A4
A3	39		Output	External Memory Address Bus, A3
GND	40		GND	Digital ground.
A2	41		Output	External Memory Address Bus, A2
A1	42		Output	External Memory Address Bus, A1
A0	43		Output	External Memory Address Bus, A0
TEST	44		-	No Connection, MFG test only
	45		Input	•
nWRL	43		Output	Active low, write to lower bank of External SRAM
nWRH			Output	Active low, Write to upper bank of External SRAM
nRD	47		Output	Active low, Read from External SRAM or ROM
nRESET	48		Input	Master Reset. SL11R Device active low reset input.
nRAS	49		Output	Active low, DRAM Row Address Select
VDD	50		Power	+3.3 VDC Supply
VDD	51		Power	+3.3 VDC Supply
nCASL	52		Output	Active low, DRAM Column Low Address Select
nCASH	53		Output	Active low, DRAM Column High Address Select
nDRAMOE	54		Output	Active low, DRAM Output Enable
nDRAMWR	55		Output	Active low, DRAM Write
nXRAMSEL	56		Output	Active low, select external SRAM (16 bit)
nXROMSEL	57		Output	Active low, select external ROM
nXMEMSEL	58		Output	Active low, select external Memory bus, external SRAM, DRAM,
				ROM or any memory mapped device
X_PCLK	59		Bidir	See register 0xC006 for more information
SECLK	60	GPIO31	Bidir	SECLK, Serial Flash EEPROM clock, or GPIO31
SEDO	61	GPIO30	Bidir	SEDO, Serial flash EPROM Data, or GPIO30
				This pin requires a 5K Ohm pull-up.
GPIO29	62	GPIO29	Bidir	GPIO29
UART_TXD	63	GPIO28	Output	UART Transmit Data (out), or GPIO28
GND	64		GND	Digital ground.
GND	65		GND	Digital ground.
UART_RXD	66	GPIO27	Input	UART Receive Data (in), or GPIO27
GPIO26	67	GPIO26	Bidir	GPIO26
IRQ1 (in)	68	GPIO25	Bidir	GPIO25, or IRQ1 (in) interrupts the SL11R processor
IRQ0 (in)	69	GPIO24	Bidir	IRQ0 (in) interrupts the SL11R processor or GPIO24
GPIO23	70	GPIO23	Bidir	GPIO23
GPIO22	71	GPIO22	Bidir	GPIO22
nVID_RST	72	GPIO21	Outupt	VIDEO Reset Pin
P_CONT	73	GPIO20	Output	P_CONT pin
AGC_C	74	GPIO19	Output	AGC_C control pin
VDD	75		Power	+3.3 VDC Supply
AEEP	76	GPIO18	Output	AEPP pin
DSP_CS	77	GPIO17	Output	DSP Chip select pin
EEP2_CS	78	GPIO17 GPIO16	Bidir	Serial EPROM2 chip select
EEFZ_CS	70	OLIOIO	DIUIT	Senai Eproniz Chip select

Date: 07/14/98

Revision: 1.20

Page: 58

_			1	
GND	79		GND	Digital ground.
EEP1_CS	80	GPIO15	Output	Serial EPROM1 chip select
DO	81	GPIO14	Output	Serial EPROM Data out pin
SK	82	GPIO13	Input	Serial EPROM Clock pin
PBLK	83	GPIO12	Input	PBLK from CCD
VD	84	GPIO11	Input	VD from CCD
FI	85	GPIO10	Input	FI from CCD
MCK0	86	GPIO9	Bidir	MCK0 from CCD
VDD1	87		Power	USB +3.3 VDC Supply.
DATA+	88		Bidir	USB Differential DATA Signal High Side.
DATA-	89		Bidir	USB Differential DATA Signal Low Side.
GND1	90		GND	USB Digital Ground.
DI	91	GPIO8	Bidir	Serial EPROM Data Input
SD7	92	GPIO7	Input	SDATA port bit 7, or GPIO7
SD6	93	GPIO6	Input	SDATA port bit 6, or GPIO6
SD5	94	GPIO5	Input	SDATA port bit 5, or GPIO5
SD4	95	GPIO4	Input	SDATA port bit 4, or GPIO4
SD3	96	GPIO3	Input	SDATA port bit 3, or GPIO3
SD2	97	GPIO2	Input	SDATA port bit 2, or GPIO2
SD1	98	GPIO1	Input	SDATA port bit 1, or GPIO1
SD0	99	GPIO0	Input	SDATA port bit 0, or GPIO0
VDD	100		Power	+3.3 VDC Supply

Revision: 1.20

Page: 59

7. SL11R CPU PROGRAMMING GUIDE

This is the preliminary specification for the SL11R Processor Instruction set.

7.1 Instruction Set Overview

This document describes the SL11R CPU Instruction Set, Registers and Addressing modes Instruction format etc. The SL11R PROCESSOR uses a unified program and data memory space; although this RAM is also integrated into the SL11R core, provision has been made for external memory as well.

The SL11R PROCESSOR engine incorporates 38 registers; fifteen general-purpose registers, a stack pointer, sixteen registers mapped into RAM, a program counter, and a REGBANK register whose function will be described in a subsequent section.

The SL11R PROCESSOR engine supports byte and word addressing. Subsequent sections of this document will describe:

- The SL11R PROCESSOR Engine (QT Engine) Register Set
- SL11R PROCESSOR Engine Instruction Format
- SL11R PROCESSOR Engine Addressing Modes
- SL11R PROCESSOR Engine Instruction Set

7.2 Reset Vector

On receiving hardware reset, the SL11R Processor jumps to address 0xFFF0, which is an internal ROM address.

7.3 Register Set

The SL11R Processor incorporates 16-bit general-purpose registers called R0..R15, a REGBANK register, and a program counter, along with various other registers. The function of each register is defined as follows:

Name	Function
R0-R14	General Purpose Registers
R15	Stack Pointer
PC	Program Counter
REGBANK	Forms base address for registers
FLAGS	Contains flags: defined below
INTERRUPT ENABLE	Bit masks to enable/disable various interrupts

7.4 General Purpose Registers

The general-purpose registers are exactly what their name implies. They can be used to store intermediate results, and to pass parameters to and return them from subroutine calls.

7.5 General Purpose/Address Registers

In addition to acting as general-purpose registers, registers R8-R14 can also serve as pointer registers. Instructions can access RAM locations by referring to any of these registers. In normal operation, register R15 is set aside to be used as a stack pointer.

Date: 07/14/98

Revision: 1.20

Page: 60

7.6 REGBANK Register (0xC002: R/W)

Registers R0..R15 are mapped into RAM via the REGBANK register. The REGBANK register is loaded with a base address, of which the 11 most significant bits are used. A read from or write to one of the registers will generate a RAM address by:

- Shifting the 4 least significant bits of the register number left by 1.
- OR-ing the shifted bits of the register number with the upper 11 bits of the REGBANK register.
- Forcing the Least Significant Bit to 0.

For example, if the REGBANK register is left at its default value of 100 hex, a read of register R14 would read address 11C hex.

Register	Hex Value	Bir	ary	Valı	ie												
REGBANK	0100	0	0	0	0	0	0	0	1	0	0	0	X	X	X	X	X
R14	000E << 1 =	X	X	X	X	X	X	X	X	X	X	0	1	1	1	0	0
	001C																
RAM Location	011C	0	0	0	0	0	0	0	1	0	0	0	1	1	1	0	0

Note:

Regardless of the value loaded into the REGBANK register, bits 0..4 will be ignored.

7.7 Flags Register (0xC000: Read Only)

The SL11R Processor uses these flags:

FL	AG																
bit:		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	0	0	0	0	0	0	0	0	0	0	I	S	О	C	Z

- **Z Zero**: instruction execution resulted in a result of 0
- C Carry/Borrow: Arithmetic instruction resulted in a carry (for addition) or a borrow (for subtraction)
- **Overflow**: Arithmetic result was either larger than the destination operand size (for addition) or smaller than the destination operand should allow for subtraction
- S Sign: Set if MS result bit is "1".
- I Global Interrupts Enabled if "1".

Note:

Flag behavior for each instruction will be described in the following section

7.8 Instruction Format

Before discussing addressing modes supported by the SL11R Processor, it is necessary to define the instruction format. In general, the instructions include four bits for the instruction *opcode*, six bits for the source operand, and six bits for the destination operand.

ADD																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		opc	ode		source								destir	ation	!	

Some instructions, especially single operand-operator and program control instructions, will not adhere strictly to this format. They will be discussed in detail in turn.

7.9 Addressing Modes

This section describes in detail the six-operand field bits referred to in the previous section as *source* and *destination*. Bear in mind that although the discussion refers to bits 0 through 5, the same bit definitions apply to the "source" operand field, bits 6 through 11. These are the basic addressing modes in the SL11R Processor.

Mode	5	4	3	2	1	0
Register	0	0	r	r	r	r
Immediate	0	1	1	1	1	1
Direct	1	0	b/w	1	1	1
Indirect	0	1	b/w	r	r	r
Indirect with Auto Increment	1	0	b/w	r	r	r
Indirect with Index	1	1	b/w	r	r	r

Notes:

- The "b/w" bit defined for some addressing modes is set to 1 for byte-wide access, and 0 for word access.
- The definitions for bits 5 and 4 for immediate and direct addressing appear to conflict with the bits defined for Indirect and Indirect with Auto Increment. This conflict is eliminated by disallowing indirect with auto increment and byte-wide Indirect addressing with the stack pointer (R15).

7.10 Register Addressing

In register addressing, any one of registers R0-R15 can be selected using bits 0-3. If register addressing is used, operands are always 16-bit operands, since all registers are 16-bit registers. For example, an instruction using register R7 as an operand would fill the operand field like this:

Bits	5	4	3	2	1	0
Register Operand	0	0	0	1	1	1

7.11 Immediate Addressing

In Immediate Addressing, the instruction word is immediately followed by the source operand. For example, The operand field would be filled with:

Bits	5	4	3	2	1	0
Operand field	0	1	1	1	1	1

Note:

In the immediate addressing, the source operand *must* be 16 bits wide, eliminating the need for a b/w bit.

7.12 Direct Addressing

In Direct Addressing, the word following the instruction word is used as an address into RAM. Again, the operand can be either byte or word sized, depending on the state of bit 3 of the operand field. For example, to do a word-wide read from a direct address, the *source* operand field would be formed like this:

Bits	5	4	3	2	1	0
I/O operand	1	0	0	1	1	1

Note:

For a memory-to-memory move, the instruction word would be followed by two words, the first being the *source* address and the second being the *destination*.

Date: 07/14/98

Revision: 1.20

Page: 61

Date: 07/14/98

Revision: 1.20

Page: 62

7.13 Indirect Addressing

Indirect addressing is accomplished using address registers R8-15. In Indirect addressing, the operand is found at the memory address pointed to by the register. Since only eight address registers exist, only three bits are required to select an address register. For example, register R10 (binary 1010) can be selected by ignoring bit 3, leaving the bits 010. Bit 3 of the operand field is then used as the byte/word bit, set to "0" to select word or "1" to select byte addressing. In this example, a byte-wide operand is selected at the memory location pointed to by register R10:

Bits	5	4	3	2	1	0
Memory operand	0	1	1	0	1	0

Note:

For register R15, byte-wide operands are prohibited. If bit 3 is set high, the instruction is decoded differently, as explained at the top of this section.

7.14 Indirect Addressing with Auto Increment

Indirect Addressing with Auto Increment works identically with Indirect Addressing, except that at the end of the read or write cycle, the register is incremented by 1 or 2 (depending whether it is a byte-wide or word-wide access.) This mode is prohibited for register R15. If bits 0..2 are all high, the instruction is decoded differently, as explained at the top of this section.

7.15 Indirect Addressing with Offset

In Indirect Addressing with Offset, the instruction word is followed by a 16-bit word that is added to the contents of the address register to form the address for the operand. The offset is an unsigned 16-bit word, and will "wrap" to low memory addresses if the register and offset add up to a value greater than the size of the processor's address space.

7.16 Stack Pointer (R15) Special Handling

Register R15 is designated as the Stack Pointer, and has these special behaviors:

- If addressed in indirect mode, the register pre-decrements on a write instruction, and post-increments on a read instruction, emulating Push and Pop instructions.
- Byte-wide reads or writes are prohibited in indirect mode.
- If R15 is addressed in Indirect with Index mode, it does not auto-increment or auto-decrement.
- SL11R CPU Instruction Set

The instruction set can be roughly divided into three classes of instructions:

- **Dual Operand Instructions** (Instructions with two operands, a source and a destination)
- **Program Control Instructions** (Jump, Call and Return)
- Single Operand Instructions (Instructions with only one operand, a destination)

7.17 Dual Operand Instructions

Instructions with source and destination, for ALL dual operand instructions, byte values are zero extended by default.

MOV																	
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		00	00		source							destination					

destination := source Flags Affected: none

Date: 07/14/98

Revision: 1.20

Page: 63

ADD																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		00	01		source								destir	nation		

destination := destination + source Flags Affected: Z, C, O, S

ADDC																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		00	10		source								destir	nation		

destination := destination + source + carry bit

Flags Affected: Z, C, O, S

SUB																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		00	11				sou	rce					destir	nation		

destination := destination - source Flags Affected: Z, C, O, S

SUBB																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		01	00				sou	ırce					destir	nation		

destination := destination - source - carry bit

Flags Affected: Z, C, O, S

CMP																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		01	01				sou	rce					destir	nation		

[not saved] = destination - source

Flags Affected: Z, C, O, S

AND																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		01	10				sou	rce					destir	ation		

destination := destination & source

Flags Affected: Z, S

TEST																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		01	11				sou	rce					destir	nation		

[not saved] := destination & source

Flags Affected: Z, S

OR																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		10	00				sou	rce					destir	nation		

destination := destination | source

Flags Affected: Z, S

Date: 07/14/98

Revision: 1.20

Page: 64

XOR																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		10	01				sou	rce					destir	nation		

destination := destination ^ source

Flags Affected: Z, S

7.18 Program Control Instructions

Jcc JU	MP F	RELA	TIVE	E cccc	;											
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		11	00			сс	сс		0				offset			

PC := PC + (offset*2) (offset is a 7-bit *signed* number from -64..+63)

JccL J	UMP	ABS	OLU'	TE co	ccc											
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		11	00			СС	сс		1	0			destir	ation		

PC := [destination] (destination is computed in the normal fashion for operand fields)

Rcc	RET c	ccc														
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		11	.00			сс	сс		1	0			010	111		

PC := [R15]R15++

Ccc CA	LL cc	cc														
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			10			СС			1	0			destir	ation		

R15--

[R15] := PC

PC = [destination]

INT																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
)10			00	()()		0			in	t vect	or		

[R15] := PC

R15--

PC = [int vector * 2]

This instruction allows the programmer to implement softare interrupts. *Int vector* is multiplied by two, and zero extended to 16 bits.

Note:

Interrupt vectors 0 through 31 may be reserved for hardware interrupts, depending on the application.

Date: 07/14/98

Revision: 1.20

Page: 65

The condition (cccc) bits for all of the above instructions are defined as:

Condition	cccc	Description	JUMP	CALL	RET
	Bits		mnemonic	mnemonic	mnemonic
Z	0000	Z=1	JZ	CZ	RZ
NZ	0001	Z=0	JNZ	CNZ	RNZ
C / B	0010	C=1	JC	CC	RC
NC / AE	0011	C=0	JNC	RNC	RNC
S	0100	S=1	JS	CS	RS
NS	0101	S=0	JNS	CNS	RNS
0	0110	O=1	JO	CO	RO
NO	0111	O=0	JNO	CNO	RNO
A / NBE	1000	(Z=0 AND C=0)	JA	CA	RA
BE / NA	1001	(Z=1 OR C=1)	JBE	CBE	RBE
G/NLE	1010	(O= S AND Z=0)	JG	CG	RG
GE / NL	1011	(O=S)	JGE	CGE	RGE
L / NGE	1100	(O≠S)	JL	CL	RL
LE / NG	1101	(O≠S OR Z=1)	JLE	CLE	RLE
(not used)	1110				
Unconditional	1111	Unconditional	JMP	CALL	RET

Note: 1) For the JUMP mnemonics, adding an "L" to the end indicates an long or absolute jump. Adding an "S" to the end indicates a short or relative jump. If nothing is added, the assembler will choose "S" or "L".

7.19 Single Operand Operation Instructions

Since Single operand instructions do not require a source field, the format of the Single operand Operation instructions is slightly different.

Instruction																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	101*	**			[paran	<u>1]</u>			destir	nation		

Notice that the *opcode* field is expanded to seven bits wide. The four most significant bits for all instructions of this class are "1101."

Also, there is space for an optional three bit immediate value, which is used in a manner appropriate to the instruction. The destination field functions exactly as it does in the dual operand operation instructions.

Note:

- For the SHR, SHL, ROR, ROL, ADDI and SUBI instructions, the three-bit *count* or *n* operand is incremented by 1 before it is used. This is possible because an instruction such as SHR [destination],0 is semantically meaningless.
- The SL11R QT assembler takes this into account:

SHR																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10100	00			C	ount-	1			destir	nation		

destination := destination >> count

Flags Affected: Z, C, S

Note:

- The SHR instruction shifts in sign bits.
- The C flag is set with last bit shifted out of LSB.

Date: 07/14/98

Revision: 1.20

Page: 66

SHL																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10100)1			C	ount-	1			destii	nation		

destination := destination << count

Flags Affected: Z, C, S

Note: The C flag is set with last bit shifted out of MSB.

ROR																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10101	0			С	ount-	1			destir	nation		

Works identically to the SHR instruction, except that the LSB of *destination* is rotated into the MSB, as opposed to SHR, which discards that bit

Flags Affected: Z, C, S

ROL																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10101	1			(ount-	1			destii	nation		

Works identically to the SHL instruction, except that the MSB of *destination* is rotated into the LSB, as opposed to SHL, which discards that bit

Flags Affected: Z, C, S

ADDI																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1011	00				n-1				destii	nation		

destination := destination + n

Flags Affected: Z, S

SUBI																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10110					n-1				destir	nation		

destination := destination - n

Flags Affected: Z, S

NOT																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10111	1				000				destir	nation	1	

destination := ~destination

(bitwise 1's complement negation)

Flags Affected: Z, S

NEG																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10111	1				001				destir	nation		

destination := -destination (2's complement negation)

Flags Affected: Z, O, C, S

CBW																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10111	1				010				destii	nation		

Sign-extends a byte in the lower eight bits of [destination] to a 16-bit signed word (integer).

Flags Affected: Z, S

Date: 07/14/98

Revision: 1.20

Page: 67

7.20 Miscellaneous Instructions

STI																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	10111	11				111				000	000		

Sets interrupt enable flag

Flags Affected: I

Note: The STI instruction takes effect 1 cycle after it is executed.

CLI																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1101111				111			000001								

Clears interrupt enable flag

Flags Affected: I

STC																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1101111				111			000010								

Set Carry bit. Flags Affected: C

CLC																
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1101111			111			000011									

Clear Carry bit. Flags Affected: C

7.21 Built-in Macros

For the programmer's convenience, the SL11R QT assembler implements several built-in macros. The table below shows the macros, and the memnonics for the code that the assembler will generate for these macros.

Macro	Assembler will Generate
INC X	ADDI X, 1
DEC X	SUBI X, 1
PUSH X	MOV [R15], X
POP X	MOV X, [R15]

Revision: 1.20

Page: 68

8. SL11R - ELECTRICAL SPECIFICATION

8.1 Absolute Maximum Ratings

This section lists the absolute maximum ratings of the SL11R. Stresses above those listed can cause permanent damage to the device. Exposure to maximum rated conditions for extended periods can affect device operation and reliability.

Storage Temperature	-40°C to 125°C
Voltage on any pin with respect to ground	-0.3v to 7.3V
Power Supply Voltage (VDD)	3.3V±10%
Power Supply Voltage (VDD1)	3.3V±10%
Lead Temperature (10 seconds)	180°C

8.2 Recommended Operating Conditions

Parameter	Min.	Typical	Max
Power Supply Voltage, VDD	3.0 V	3.3v	3.6 V
Power Supply Voltage, VDD1	3.0 V		3.6 V
Operating Temperature	0°C		65°C

8.3 Crystal Requirements (XTAL1, XTAL2)

Crystal Requirements, (XTAL1, XTAL2)	Min.	Typical	Max
Operating Temperature Range	0°C		65°C
Parallel Resonant Frequency		48MHz	
Frequency Drift over Temperature			+/- 20 ppm
Accuracy of Adjustment			+/- 30 ppm
Series Resistance			50 ohms
Shunt Capacitance	3 pf		6 pf

8.4 External Clock Input Characteristics (XTAL1)

Parameter	Min.	Typical	Max
Clock Input Voltage @ XTAL1 (XTAL2 Open)	1.5 V		
Clock Frequency		48MHz	

Revision: 1.20

Page: 69

8.5 SL11R DC Characteristics

Symbol	Parameter	Min.	Typical	Max
IL	Input Voltage LOW	-0.5 V		0.8 V
V _{IH}	Input Voltage HIGH	2.0V		VDD+ 0.3V
V _{OL}	Output Voltage LOW(IoL=4ma)			0.4 V
V _{OH}	Output Voltage HIGH(IoH=-4ma)	2.4 V		
IOH	Output Current HIGH	4 ma		
I _{OL}	Output Current LOW	4 ma		
C _{IN}	Input Capacitance			20 pf
Icc	Supply Current (VDD)			< 100mA
l _{USB}	Supply Current (VDD1)			< 50mA

8.6 SL11R USB Transceiver Characteristics

Symbol	Parameter	Min.	Typical	Max
VIHYS	Hysteresis On Input	0.1 V		200 mV
	(Data+, Data-)			
V _{USBIH}	USB Input Voltage HIGH		1.5 V	2.0 V
V _{USBIL}	USB Input Voltage LOW	V 8.0	1.3 V	
^V USBOH	USB Output Voltage HIGH	2.2 V		
^V USBOL	USB Output Voltage LOW			0.7 V
Z _{USBH}	Output Impedance HIGH STATE	28 Ohms		43 Ohms
Z _{USBL}	Output Impedance LOW STATE	28 Ohms		43 Ohms
lusb	Transceiver Supply p-p Current (3.3V)			< 150mA

Notes:

- All typical values are VDD2 = 3.3 V and TAMB= 25°C.
- ZUSBX Impedance Values includes an external resistor of 24 Ohms \pm 1%

Revision: 1.20

Page: 70

8.7 SL11R RESET TIMING




SL11R RESET TIMING

Symbol	Parameter	Min.	Typical	Max
treset	nRESET Pulse width	16 clocks		
tioact	nRESET high to nRD or nWRx active	16 clocks		

Note: Clock is 48 MHz nominal.

8.8 SL11R Clock Timing Specifications




SL11R CLOCK TIMING

Symbol	Parameter	Min.	Typical	Max
tclk	Clock period (48MHz)	20.0 nsec	20.8 nsec	
thigh	Clock high time	9 nsec		11 nsec
tlow	Clock low time	9 nsec		11 nsec
trise	Clock rise time			5.0 nsec
tfall	Clock fall time			5.0 nsec
	Duty Cycle	-5%		+5%

Revision: 1.20

Page: 71

8.9 SL16 & SL08 Mode: SDATA Port I/O Read Cycle (Non-DMA)



Symbol	Parameter	Min	Typical	Max
t_{APW}	ADDR pulse width	30 ns		
t_{CPW}	nCS pulse width	30 ns		
t_{RPW}	Read pulse width	30 ns		
t_{ACC}	Read access time			25 ns
t_{RDH}	Read high to data hold			10 ns


Note: RCLK is the resulting Clock (see Register 0xC006)

Revision: 1.20

Page: 72

8.10 SL16 & SL08: SDATA Port I/O Write Cycle (Non-DMA)

Note: RCLK is the resulting Clock (see Register 0xC006)




Symbol	Parameter	Min	Typical	Max
t_{APW}	ADDR pulse width	20 ns		
t _{CWS}	nCS low to write high setup	10 ns		
t_{WCH}	Write high to CS high hold	5 ns		
t _{WRPW}	Write pulse width	10 ns		
t_{DWS}	Data setup to write high setup	10 ns		
t_{WDH}	Write high to data hold	5 ns		

Revision: 1.20


Page: 73

8.11 SL16 & SL08: SDATA, DMA Read Cycle



Symbol	Parameter	Min	Typical	Max
τDCS	DREQ high to CS low	5 ns		
τDR	DREQ high to read low	5 ns		
τRDH	Read high to DREQ low hold			30 ns

8.12 SL16 & SL08: SDATA, DMA Write Cycle



Symbol	Parameter	Min	Typical	Max
τDCS	DREQ high to CS low	5ns		
τDWDH	Write high to DREQ low hold			30ns
τDW	DREQ high to write low	5ns		

Revision: 1.20

Page: 74

8.13 SL11R Signals Name convention

Doc. Signal Name	SL11R Pin Name	Doc. Signal Name	SL11R Pin Name
/RAS	nRAS	/WE (DRAM)	nDRAMWR
/UCAS	nCASH	/LCAS	nCASL
Dout	Data15-0	/OE	nDRAMOE
Din	Data15-0	Address	A20-0
/CS	nXRAMSEL	/RD	nRD
/WE (SRAM)	nWRL & nWRH		

8.14 SL11R DRAM Timing

This timing is based on the SL11R Processor Clock (PCLK) = (2/3) of RCLK = 32MHz (see the register 0xC006 for information about PCLK).


Symbol	Parameter	Min	Typical	Max
t_{RAS}	/RAS pulse width	80ns		
t_{CAS}	/CAS pulse width	20ns		
t_{RP}	/RAS precharge time	60ns		
t_{RCD}	/RAS to /CAS delay time	64ns		
t_{ASR}	Row address setup time	20ns		
t_{RAH}	Row address hold time	36ns		
t_{ASC}	Column address setup time	20ns		
t_{CAH}	Column address hold time	36ns		
t_{WCS}	Write command setup time	25ns		
$t_{ m DS}$	Data setup time	05ns		
t_{DH}	Data hold time	40ns		
t_{CRP}	Delay time, /CAS pre-charge to /RAS	05ns		
t_{T}	Transition time (rise and fall)	03ns		
t_{RPC}	/RAS precharge to /CAS hold time	00ns		
t_{CSR}	/CAS setup time	05ns		
t_{CPN}	/CAS precharge time	10ns		
t_{CHR}	/CAS hold time	60ns		
t_{CAC}	Access time from /CAS			20ns
t_{RAC}	Access time from /RAS	80ns		
t_{OAC}	Access time from /OE	20ns		
t_{RC}	Cycle time read	150ns		
t _{OFF}	Data out to High Z	05ns		

Note: This timing is base on the EDO DRAM timing 16Mx16 devices. When setup the SL11R processor for the higher speed (i.e. 48MHz clock), then the faster parts (i.e. 50ns or 60ns) should be used.

Revision: 1.20

Page: 75


8.15 SL11R DRAM Read Cycle



Revision: 1.20

Page: 76


8.16 SL11R DRAM Write Cycle



Revision: 1.20

Page: 77


8.17 SL11R CAS-Before-RAS Refresh Cycle



Revision: 1.20

Page: 78


8.18 SL11R DRAM Page Mode Read Cycle



Revision: 1.20

Page: 79


8.19 DRAM Page Mode Write Cycle



Revision: 1.20

Page: 80

8.20 SL11R SRAM Read Cycle




Symbol	Parameter	Min	Typical	Max
t_{CR}	CS low to RD low	1ns		
t_{RDH}	RD high to data hold			Ons
t_{CDH}	CS high to data hold			Ons
t _{AC} *	Ram access to data valid			12ns

• t_{AC} means at 1 wait state, with PCLK = 2/3 RCLK, the SRAM access time should be at least 12ns. For a 2 wait state, with PCLK = 2/3 RCLK, the SRAM access time should be at least 12 + 31ns = 43ns(see the register 0xC006 for information about PCLK).

Revision: 1.20

Page: 81

8.21 SL11R SRAM Write Cycle




Symbol	Parameter	Min	Typical	Max
t_{AW}	Write address valid to WE low	13ns		
t_{CSW}	CS low to WE low	13ns		
t_{DW}	Data valid to WE high	25ns		
t _{WPW} *	WE pulse width	28ns		
t_{DH}	Data hold from WE high	03ns		
t_{WC}	WE high to CS high	15ns		


• This is at 1 wait state with PCLK = 2/3 RCLK. For 2-wait states, add 31ns.

8.22 I2C Serial flash EEPROM timing

1-EEPROM Bus Timing- Serial I/O




2-Start and Stop Definition



Date: 07/14/98

Revision: 1.20

Page: 82




Note: Timing will conform to standard as illustrated in ATMEL AT24COX data sheet

Parameter	Min/Max Timing	Notes	
T_{low}	4.7 μs min	See ATMEL Data Sheet for	
T_{high}	4.0 μs min	Complete Timing Detail	
$T_{\rm r}$	1.0 μs max		
T_{su1}	200ns max		
T_{hold1}	Ons		
T_{su2}	4.5 μs min		
T_{hold2}	100ns max		

Revision: 1.20


Page: 83

8.23 SLEPP2USB EPP Data/Address Read Cycle



Symbol	Parameter	Min	Typical	Max
τRPW	nDTSRB or nASTRB pulse width		50ns	
τRDS	Data setup before nDTSRB or nASTRB high	5ns		
τRDH	nDTSRB or nASTRB high to data hold			30ns

8.24 SLEPP2USB EPP Data/Address Write Cycle



Symbol	Parameter	Min	Typical	Max
τWPW	nWRITE pulse width		85ns	
τRPW	nDTSRB or nASTRB pulse width		50ns	
τWDA	nWRITE low to nDTSRB or nASTRB low		10ns	
τDAW	nDTSRB or nASTRB high to nWRITE high		25ns	
τWDH	nDTSRB or nASTRB high to data hold			30ns